Home
last modified time | relevance | path

Searched refs:QII (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonMachineScheduler.cpp28 const auto *QII = static_cast<const HexagonInstrInfo *>(TII); in hasDependence() local
31 if (QII->mayBeCurLoad(*SUd->getInstr())) in hasDependence()
34 if (QII->canExecuteInBundle(*SUd->getInstr(), *SUu->getInstr())) in hasDependence()
56 auto &QII = *QST.getInstrInfo(); in SchedulingCost() local
57 if (SU->isInstr() && QII.mayBeCurLoad(*SU->getInstr())) { in SchedulingCost()
H A DHexagonVectorPrint.cpp54 const HexagonInstrInfo *QII = nullptr; member in __anon2c8099d10111::HexagonVectorPrint
98 const DebugLoc &DL, const HexagonInstrInfo *QII, in addAsmInstr() argument
103 BuildMI(*MBB, I, DL, QII->get(TargetOpcode::INLINEASM)) in addAsmInstr()
135 QII = QST->getInstrInfo(); in runOnMachineFunction()
185 addAsmInstr(MBB, Reg, MII, DL, QII, Fn); in runOnMachineFunction()
189 MII, DL, QII, Fn); in runOnMachineFunction()
191 MII, DL, QII, Fn); in runOnMachineFunction()
194 addAsmInstr(MBB, Reg, MII, DL, QII, Fn); in runOnMachineFunction()
H A DHexagonNewValueJump.cpp95 const HexagonInstrInfo *QII; member
116 static bool canBeFeederToNewValueJump(const HexagonInstrInfo *QII, in INITIALIZE_PASS_DEPENDENCY()
123 if (QII->isPredicated(*II)) in INITIALIZE_PASS_DEPENDENCY()
142 if (QII->isSolo(*II)) in INITIALIZE_PASS_DEPENDENCY()
145 if (QII->isFloat(*II)) in INITIALIZE_PASS_DEPENDENCY()
237 static bool canCompareBeNewValueJump(const HexagonInstrInfo *QII, in canCompareBeNewValueJump() argument
570 if (!canCompareBeNewValueJump(QII, QRI, MII, predReg, isSecondOpReg, in runOnMachineFunction()
621 if (!canBeFeederToNewValueJump(QII, QRI, MII, jmpPos, cmpPos, MF)) in runOnMachineFunction()
685 opc = QII->getInvertedPredicatedOpcode(opc); in runOnMachineFunction()
688 NewMI = BuildMI(*MBB, jmpPos, dl, QII->get(opc)) in runOnMachineFunction()
[all …]
H A DHexagonPeephole.cpp82 const HexagonInstrInfo *QII; member
113 QII = static_cast<const HexagonInstrInfo *>(MF.getSubtarget().getInstrInfo()); in runOnMachineFunction()
231 if (QII->isPredicated(MI)) { in runOnMachineFunction()
244 int NewOp = QII->getInvertedPredicatedOpcode(MI.getOpcode()); in runOnMachineFunction()
245 MI.setDesc(QII->get(NewOp)); in runOnMachineFunction()
273 BuildMI(MBB, MI.getIterator(), MI.getDebugLoc(), QII->get(NewOp), in runOnMachineFunction()
H A DHexagonSubtarget.cpp269 auto *QII = static_cast<const HexagonInstrInfo*>(DAG->TII); in apply() local
272 if (!QII->isHVXVec(MI1) || !(IsStoreMI1 || IsLoadMI1)) in apply()
278 if (!QII->isHVXVec(MI2)) in apply()
447 const HexagonInstrInfo *QII = getInstrInfo(); in adjustSchedDependency() local
452 if (QII->canExecuteInBundle(*SrcInst, *DstInst) && in adjustSchedDependency()
453 isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) { in adjustSchedDependency()
505 if (EnableDotCurSched && QII->isToBeScheduledASAP(*SrcInst, *DstInst) && in adjustSchedDependency()
506 isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) { in adjustSchedDependency()
550 auto &QII = static_cast<const HexagonInstrInfo &>(*getInstrInfo()); in updateLatency() local
552 if (QII.isHVXVec(SrcInst) || useBSBScheduling()) in updateLatency()
H A DHexagonVLIWPacketizer.cpp949 const HexagonInstrInfo *QII) { in getPredicatedRegister() argument
952 assert(QII->isPredicated(MI) && "Must be predicated instruction"); in getPredicatedRegister()
/freebsd/crypto/heimdal/lib/wind/
H A DUnicodeData.txt4136 1580;CANADIAN SYLLABICS QII;Lo;0;L;;;;;N;;;;;
4612 17A6;KHMER INDEPENDENT VOWEL QII;Lo;0;L;;;;;N;;;;;