Home
last modified time | relevance | path

Searched refs:Rx (Results 1 – 25 of 87) sorted by relevance

1234

/freebsd/sys/contrib/device-tree/Bindings/net/can/
H A Dbosch,m_can.yaml57 and each element(e.g Rx FIFO or Tx Buffer and etc) number
72 Rx FIFO 0 0-64 elements / 0-1152 words
73 Rx FIFO 1 0-64 elements / 0-1152 words
74 Rx Buffers 0-64 elements / 0-1152 words
92 - description: Rx FIFO 0 0-64 elements / 0-1152 words
95 - description: Rx FIFO 1 0-64 elements / 0-1152 words
98 - description: Rx Buffers 0-64 elements / 0-1152 words
H A Dxilinx_can.txt20 - rx-fifo-depth : Can Rx fifo depth (Zynq, Axi CAN, CAN FD in
21 sequential Rx mode).
23 - rx-mailbox-count : Can Rx mailbox buffer count (CAN FD in mailbox Rx
H A Dxilinx,can.yaml43 description: CAN Rx fifo depth (Zynq, Axi CAN, CAN FD in sequential Rx mode)
/freebsd/sys/contrib/device-tree/Bindings/soc/fsl/cpm_qe/
H A Dfsl,cpm1-tsa.yaml59 The hardware can use four dedicated pins for Tx clock, Tx sync, Rx
60 clock and Rx sync or use only two pins, Tx/Rx clock and Tx/Rx sync.
85 Indicates the delay between the Rx sync and the first bit of the Rx
119 A list of tuple that indicates the Tx or Rx time-slots routes.
127 The source (Tx) or destination (Rx) serial interface
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dnvidia,tegra210-admaif.yaml14 ADMAIF Rx channel.
66 DMA channel specifiers, equally divided for Tx and Rx.
73 Should be "rx1", "rx2" ... "rx10" for DMA Rx channel
82 DMA channel specifiers, equally divided for Tx and Rx.
89 Should be "rx1", "rx2" ... "rx20" for DMA Rx channel
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dqcom,gcc-sm8350.yaml28 - description: UFS card Rx symbol 0 clock source (Optional clock)
29 - description: UFS card Rx symbol 1 clock source (Optional clock)
31 - description: UFS phy Rx symbol 0 clock source (Optional clock)
32 - description: UFS phy Rx symbol 1 clock source (Optional clock)
H A Dqcom,sm4450-gcc.yaml27 - description: UFS Phy Rx symbol 0 clock source
28 - description: UFS Phy Rx symbol 1 clock source
H A Dqcom,sm8550-gcc.yaml29 - description: UFS Phy Rx symbol 0 clock source
30 - description: UFS Phy Rx symbol 1 clock source
H A Dqcom,sm8650-gcc.yaml30 - description: UFS Phy Rx symbol 0 clock source
31 - description: UFS Phy Rx symbol 1 clock source
H A Dqcom,gcc-sm8450.yaml29 - description: UFS Phy Rx symbol 0 clock source (Optional clock)
30 - description: UFS Phy Rx symbol 1 clock source (Optional clock)
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstr64Bit.td1196 def : InstAlias<"mtxer $Rx", (MTSPR8 1, g8rc:$Rx)>;
1197 def : InstAlias<"mfxer $Rx", (MFSPR8 g8rc:$Rx, 1)>;
1205 def : InstAlias<"mfrtcu $Rx", (MFSPR8 g8rc:$Rx, 4)>;
1206 def : InstAlias<"mfrtcl $Rx", (MFSPR8 g8rc:$Rx, 5)>;
1208 def : InstAlias<"mtlr $Rx", (MTSPR8 8, g8rc:$Rx)>;
1209 def : InstAlias<"mflr $Rx", (MFSPR8 g8rc:$Rx, 8)>;
1211 def : InstAlias<"mtctr $Rx", (MTSPR8 9, g8rc:$Rx)>;
1212 def : InstAlias<"mfctr $Rx", (MFSPR8 g8rc:$Rx, 9)>;
1223 def : InstAlias<"mtdar $Rx", (MTSPR8 19, g8rc:$Rx)>;
1224 def : InstAlias<"mfdar $Rx", (MFSPR8 g8rc:$Rx, 19)>;
[all …]
H A DPPCInstrInfo.td2743 def : InstAlias<"mtudscr $Rx", (MTUDSCR gprc:$Rx)>;
2744 def : InstAlias<"mfudscr $Rx", (MFUDSCR gprc:$Rx)>;
4532 def : InstAlias<"mftb $Rx", (MFTB gprc:$Rx, 268)>;
4533 def : InstAlias<"mftbl $Rx", (MFTB gprc:$Rx, 268)>;
4534 def : InstAlias<"mftbu $Rx", (MFTB gprc:$Rx, 269)>;
4538 def : InstAlias<"mtxer $Rx", (MTSPR 1, gprc:$Rx)>;
4539 def : InstAlias<"mfxer $Rx", (MFSPR gprc:$Rx, 1)>;
4561 def : InstAlias<"mtlr $Rx", (MTSPR 8, gprc:$Rx)>;
4562 def : InstAlias<"mflr $Rx", (MFSPR gprc:$Rx, 8)>;
4564 def : InstAlias<"mtctr $Rx", (MTSPR 9, gprc:$Rx)>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6qdl-dhcom-drc02.dtsi14 * pins SD3_DAT0 and SD3_DAT1 are muxed as can2 Tx and Rx. The signals for can2
15 * Tx and Rx are routed to the DHCOM UART1 rts/cts pins. Therefore the micro SD
72 * Due to the use of can2 the signals for can2 Tx and Rx are routed to
110 * can2 Tx and Rx.
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Daltera_tse.txt14 "rx_csr" : xDMA Rx dispatcher control and status space region
15 "rx_desc": MSGDMA Rx dispatcher descriptor space region
16 "rx_resp": MSGDMA Rx dispatcher response space region
20 "rx_irq": xDMA Rx dispatcher interrupt
H A Dsff,sfp.txt28 - rate-select0-gpios : GPIO phandle and a specifier of the Rx Signaling Rate
29 Select (AKA RS0) output gpio signal, low: low Rx rate, high: high Rx rate
H A Damd-xgbe.txt8 - SerDes Rx/Tx registers
18 correct Rx interrupt watchdog timer value on a DMA channel
28 - amd,per-channel-interrupt: Indicates that Rx and Tx complete will generate
H A Dsff,sfp.yaml60 GPIO phandle and a specifier of the Rx Signaling Rate Select (AKA RS0)
61 output gpio signal, low - low Rx rate, high - high Rx rate Must not be
H A Dxlnx,axi-ethernet.yaml43 - description: Rx DMA interrupt
54 Set to allocated memory buffer for Rx/Tx in the hardware.
135 Should be "rx_chan0", "rx_chan1" ... "rx_chan15" for DMA Rx channel
/freebsd/sys/contrib/device-tree/Bindings/serial/
H A Dmtk-uart.txt33 index 1: optional, an interrupt specifier with edge sensitivity on Rx pin to
34 support Rx in-band wake up. If one would like to use this feature,
35 one must create an addtional pinctrl to reconfigure Rx pin to normal
/freebsd/sys/contrib/device-tree/Bindings/mailbox/
H A Dti,secure-proxy.yaml47 Contains the interrupt name information for the Rx interrupt path for
54 Contains the interrupt information for the Rx interrupt path for secure
/freebsd/sys/contrib/device-tree/Bindings/soc/ti/
H A Dkeystone-navigator-dma.txt47 - Rx DMA channel configuration register region (rxchan).
49 - Rx DMA flow configuration register region (rxflow).
57 - ti,loop-back: To loopback Tx streaming I/F to Rx streaming I/F. Used for
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dmicrochip,sparx5-serdes.yaml20 * Rx variable gain control
21 * Rx built-in fault detector (loss-of-lock/loss-of-signal)
H A Dcdns,dphy-rx.yaml7 title: Cadence DPHY Rx
/freebsd/sys/contrib/device-tree/Bindings/ata/
H A Dsnps,dwc-ahci-common.yaml31 PM-alive clock, RxOOB detection clock, embedded PHYs reference (Rx/Tx)
103 description: Maximal size of Rx DMA transactions in FIFO words
/freebsd/sys/contrib/device-tree/src/arm/ti/keystone/
H A Dkeystone-k2g-netcp.dtsi83 <0x4012000 0x400>, /* 32 Rx channels */
85 <0x4013000 0x400>; /* 32 Rx flows */

1234