Home
last modified time | relevance | path

Searched refs:UTMIPLL_HW_PWRDN_CFG0_SEQ_RESET_INPUT_VALUE (Results 1 – 2 of 2) sorted by relevance

/freebsd/sys/arm/nvidia/tegra124/
H A Dtegra124_car.h271 #define UTMIPLL_HW_PWRDN_CFG0_SEQ_RESET_INPUT_VALUE (1 << 5) macro
/freebsd/sys/arm64/nvidia/tegra210/
H A Dtegra210_car.h379 #define UTMIPLL_HW_PWRDN_CFG0_SEQ_RESET_INPUT_VALUE (1 << 5) macro