Searched refs:Vec64 (Results 1 – 4 of 4) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 355 for (MVT Vec64 : { MVT::v2i64, MVT::v2f64 }) { in SITargetLowering()
356 setOperationAction(ISD::BUILD_VECTOR, Vec64, Promote); in SITargetLowering()
357 AddPromotedToType(ISD::BUILD_VECTOR, Vec64, MVT::v4i32); in SITargetLowering()
369 for (MVT Vec64 : { MVT::v3i64, MVT::v3f64 }) { in SITargetLowering()
370 setOperationAction(ISD::BUILD_VECTOR, Vec64, Promote); in SITargetLowering()
383 for (MVT Vec64 : { MVT::v4i64, MVT::v4f64 }) { in SITargetLowering()
384 setOperationAction(ISD::BUILD_VECTOR, Vec64, Promote); in SITargetLowering()
397 for (MVT Vec64 : { MVT::v8i64, MVT::v8f64 }) { in SITargetLowering()
398 setOperationAction(ISD::BUILD_VECTOR, Vec64, Promote); in SITargetLowering()
411 for (MVT Vec64 : { MVT::v16i64, MVT::v16f64 }) { in SITargetLowering()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.h | 391 SDValue contractPredicate(SDValue Vec64, const SDLoc &dl,
|
| H A D | HexagonISelLowering.cpp | 2852 HexagonTargetLowering::contractPredicate(SDValue Vec64, const SDLoc &dl, in contractPredicate() argument
2854 assert(ty(Vec64).getSizeInBits() == 64); in contractPredicate()
2855 if (isUndef(Vec64)) in contractPredicate()
2858 SDValue A = DAG.getBitcast(MVT::v8i8, Vec64); in contractPredicate()
|
| H A D | HexagonISelLoweringHVX.cpp | 1353 SDValue Vec64 = getCombine(W1, W0, dl, MVT::v8i8, DAG); in extractHvxSubvectorPred() local
1355 {Vec64, DAG.getTargetConstant(0, dl, MVT::i32)}, DAG); in extractHvxSubvectorPred()
|