Home
last modified time | relevance | path

Searched refs:bus_write_1 (Results 1 – 25 of 91) sorted by relevance

1234

/freebsd/sys/dev/ichsmb/
H A Dichsmb.c179 bus_write_1(sc->io_res, ICH_HST_CNT, in ichsmb_quick()
205 bus_write_1(sc->io_res, ICH_HST_CNT, in ichsmb_sendb()
226 bus_write_1(sc->io_res, ICH_HST_CNT, in ichsmb_recvb()
251 bus_write_1(sc->io_res, ICH_HST_CNT, in ichsmb_writeb()
276 bus_write_1(sc->io_res, ICH_HST_CNT, in ichsmb_writew()
298 bus_write_1(sc->io_res, ICH_HST_CNT, in ichsmb_readb()
533 bus_write_1(sc->io_res, in ichsmb_device_intr()
562 bus_write_1(sc->io_res, in ichsmb_device_intr()
577 bus_write_1(sc->io_res, in ichsmb_device_intr()
600 bus_write_1(sc->io_res, in ichsmb_device_intr()
[all …]
/freebsd/sys/dev/intpm/
H A Dintpm.c126 bus_write_1(res, 0, reg); /* Index */ in amd_pmio_read()
411 bus_write_1(sc->io_res, PIIX4_SMBSLVCNT, 0); in intsmb_free()
414 bus_write_1(sc->io_res, PIIX4_SMBHSTSTS, in intsmb_free()
433 bus_write_1(sc->io_res, PIIX4_SMBHSTCNT, in intsmb_intr()
459 bus_write_1(sc->io_res, PIIX4_SMBSLVSTS, in intsmb_slvintr()
477 bus_write_1(sc->io_res, PIIX4_SMBSLVCNT, in intsmb_alrintr()
499 bus_write_1(sc->io_res, PIIX4_SMBSLVCNT, in intsmb_alrintr()
519 bus_write_1(sc->io_res, PIIX4_SMBHSTCNT, tmp); in intsmb_start()
607 bus_write_1(sc->io_res, PIIX4_SMBSLVCNT, in intsmb_stop()
722 bus_write_1(sc->io_res, PIIX4_SMBHSTCMD, cmd); in intsmb_writeb()
[all …]
/freebsd/sys/dev/puc/
H A Dpucdata.c1481 bus_write_1(bar->b_res, REG_SPR, 0); in puc_config_quatech()
1485 bus_write_1(bar->b_res, REG_LCR, 0); in puc_config_quatech()
1572 bus_write_1(bar->b_res, 0x250, 0x89); in puc_config_syba()
1573 bus_write_1(bar->b_res, 0x3f0, 0x87); in puc_config_syba()
1574 bus_write_1(bar->b_res, 0x3f0, 0x87); in puc_config_syba()
1578 bus_write_1(bar->b_res, efir, 0x09); in puc_config_syba()
1582 bus_write_1(bar->b_res, efir, 0x16); in puc_config_syba()
1584 bus_write_1(bar->b_res, efir, 0x16); in puc_config_syba()
1586 bus_write_1(bar->b_res, efir, 0x16); in puc_config_syba()
1589 bus_write_1(bar->b_res, efir, 0x23); in puc_config_syba()
[all …]
/freebsd/sys/dev/ppc/
H A Dppcreg.h163 #define w_dtr(ppc, byte) (bus_write_1((ppc)->res_ioport, PPC_SPP_DTR, byte))
164 #define w_str(ppc, byte) (bus_write_1((ppc)->res_ioport, PPC_SPP_STR, byte))
165 #define w_ctr(ppc, byte) (bus_write_1((ppc)->res_ioport, PPC_SPP_CTR, byte))
167 #define w_epp_A(ppc, byte) (bus_write_1((ppc)->res_ioport, PPC_EPP_ADDR, byte))
168 #define w_epp_D(ppc, byte) (bus_write_1((ppc)->res_ioport, PPC_EPP_DATA, byte))
169 #define w_ecr(ppc, byte) (bus_write_1((ppc)->res_ioport, PPC_ECP_ECR, byte))
170 #define w_fifo(ppc, byte) (bus_write_1((ppc)->res_ioport, PPC_ECP_D_FIFO, byte))
/freebsd/sys/powerpc/amigaone/
H A Dcpld_a1222.c133 bus_write_1(sc->sc_mem, CPLD_MEM_ADDR_H, addr); in cpld_write()
134 bus_write_1(sc->sc_mem, CPLD_MEM_ADDR_L, addr); in cpld_write()
136 bus_write_1(sc->sc_mem, CPLD_MEM_ADDR_H, addr); in cpld_write()
137 bus_write_1(sc->sc_mem, CPLD_MEM_DATA, data); in cpld_write()
144 bus_write_1(sc->sc_mem, CPLD_MEM_ADDR_H, addr); in cpld_read()
145 bus_write_1(sc->sc_mem, CPLD_MEM_ADDR_L, addr); in cpld_read()
147 bus_write_1(sc->sc_mem, CPLD_MEM_ADDR_H, addr); in cpld_read()
162 bus_write_1(sc->sc_mem, CPLD_MEM_ADDR_H, addr); in cpld_read_pair()
165 bus_write_1(sc->sc_mem, CPLD_MEM_ADDR_H, addr + 1); in cpld_read_pair()
/freebsd/sys/dev/mlx/
H A Dmlxreg.h81 #define MLX_V3_PUT_MAILBOX(sc, idx, val) bus_write_1(sc->mlx_mem, MLX_V3_MAILBOX + idx, val)
85 #define MLX_V3_PUT_IDBR(sc, val) bus_write_1(sc->mlx_mem, MLX_V3_IDBR, val)
87 #define MLX_V3_PUT_ODBR(sc, val) bus_write_1(sc->mlx_mem, MLX_V3_ODBR, val)
88 #define MLX_V3_PUT_IER(sc, val) bus_write_1(sc->mlx_mem, MLX_V3_IER, val)
90 #define MLX_V3_PUT_FWERROR(sc, val) bus_write_1(sc->mlx_mem, MLX_V3_FWERROR, val)
118 #define MLX_V4_PUT_MAILBOX(sc, idx, val) bus_write_1(sc->mlx_mem, MLX_V4_MAILBOX + idx, val)
127 #define MLX_V4_PUT_FWERROR(sc, val) bus_write_1(sc->mlx_mem, MLX_V4_FWERROR, val)
167 #define MLX_V5_PUT_IDBR(sc, val) bus_write_1(sc->mlx_mem, MLX_V5_IDBR, val)
169 #define MLX_V5_PUT_ODBR(sc, val) bus_write_1(sc->mlx_mem, MLX_V5_ODBR, val)
170 #define MLX_V5_PUT_IER(sc, val) bus_write_1(sc->mlx_mem, MLX_V5_IER, val)
[all …]
/freebsd/sys/dev/glxiic/
H A Dglxiic.c512 bus_write_1(sc->smb_res, GLXIIC_SMB_CTRL1, in glxiic_stop_locked()
525 bus_write_1(sc->smb_res, GLXIIC_SMB_STS, in glxiic_stop_locked()
747 bus_write_1(sc->smb_res, GLXIIC_SMB_CTRL1, in glxiic_state_master_addr_callback()
776 bus_write_1(sc->smb_res, GLXIIC_SMB_STS, in glxiic_state_master_tx_callback()
818 bus_write_1(sc->smb_res, GLXIIC_SMB_STS, in glxiic_state_master_rx_callback()
838 bus_write_1(sc->smb_res, GLXIIC_SMB_CTRL1, in glxiic_state_master_rx_callback()
876 bus_write_1(sc->smb_res, GLXIIC_SMB_CTRL1, in glxiic_state_master_stop_callback()
978 bus_write_1(sc->smb_res, GLXIIC_SMB_CTRL1, in glxiic_transfer()
1061 bus_write_1(sc->smb_res, GLXIIC_SMB_ADDR, in glxiic_smb_enable()
1064 bus_write_1(sc->smb_res, GLXIIC_SMB_ADDR, 0); in glxiic_smb_enable()
[all …]
/freebsd/sys/dev/superio/
H A Dsuperio.c110 bus_write_1(res, 0, reg); in sio_read()
129 bus_write_1(res, 0, reg); in sio_write()
130 bus_write_1(res, 1, val); in sio_write()
196 bus_write_1(res, 0, 0x87); in ite_conf_enter()
197 bus_write_1(res, 0, 0x01); in ite_conf_enter()
198 bus_write_1(res, 0, 0x55); in ite_conf_enter()
217 bus_write_1(res, 0, 0x87); in nvt_conf_enter()
218 bus_write_1(res, 0, 0x87); in nvt_conf_enter()
224 bus_write_1(res, 0, 0xaa); in nvt_conf_exit()
236 bus_write_1(res, 0, 0x87); in fintek_conf_enter()
[all …]
/freebsd/sys/powerpc/powermac/
H A Dmacgpio.c293 bus_write_1(sc->sc_gpios,dinfo->gpio_num,val); in macgpio_activate_resource()
315 bus_write_1(sc->sc_gpios,dinfo->gpio_num,val); in macgpio_deactivate_resource()
348 bus_write_1(sc->sc_gpios,dinfo->gpio_num,val); in macgpio_write()
389 bus_write_1(sc->sc_gpios, GPIO_BASE + i, sc->sc_saved_gpios[i]); in macgpio_resume()
391 bus_write_1(sc->sc_gpios, GPIO_EXTINT_BASE + i, sc->sc_saved_extint_gpios[i]); in macgpio_resume()
H A Dmacio.c743 bus_write_1(sc->sc_memr, KEYLARGO_GPIO_BASE + 0x0f, 5); in macio_enable_wireless()
745 bus_write_1(sc->sc_memr, KEYLARGO_GPIO_BASE + 0x0f, 4); in macio_enable_wireless()
753 bus_write_1(sc->sc_memr, KEYLARGO_EXTINT_GPIO_REG_BASE + 0x0b, 0); in macio_enable_wireless()
754 bus_write_1(sc->sc_memr, KEYLARGO_EXTINT_GPIO_REG_BASE + 0x0a, 0x28); in macio_enable_wireless()
755 bus_write_1(sc->sc_memr, KEYLARGO_EXTINT_GPIO_REG_BASE + 0x0d, 0x28); in macio_enable_wireless()
756 bus_write_1(sc->sc_memr, KEYLARGO_GPIO_BASE + 0x0d, 0x28); in macio_enable_wireless()
757 bus_write_1(sc->sc_memr, KEYLARGO_GPIO_BASE + 0x0e, 0x28); in macio_enable_wireless()
782 bus_write_1(sc->sc_memr, sc->sc_timebase, 4); in macio_freeze_timebase()
784 bus_write_1(sc->sc_memr, sc->sc_timebase, 0); in macio_freeze_timebase()
H A Datibl.c169 bus_write_1(sc->sc_memr, RADEON_CLOCK_CNTL_INDEX, (reg & 0x3f)); in atibl_pll_rreg()
190 bus_write_1(sc->sc_memr, RADEON_CLOCK_CNTL_INDEX, in atibl_pll_wreg()
/freebsd/sys/dev/dpaa2/
H A Ddpaa2_swp.c881 bus_write_1(map, in dpaa2_swp_enq_mult()
899 bus_write_1(map, in dpaa2_swp_enq_mult()
905 bus_write_1(map, in dpaa2_swp_enq_mult()
973 bus_write_1(map, offset + i, cmd_pdat8[i]); in dpaa2_swp_exec_br_command()
977 bus_write_1(map, offset, c->verb | RAR_VB(rar) | buf_num); in dpaa2_swp_exec_br_command()
1025 bus_write_1(map, offset + i, p8[i]); in dpaa2_swp_exec_vdc_command_locked()
1029 bus_write_1(map, offset, c->verb | swp->vdq.valid_bit); in dpaa2_swp_exec_vdc_command_locked()
1036 bus_write_1(map, offset, c->verb | swp->vdq.valid_bit); in dpaa2_swp_exec_vdc_command_locked()
1108 bus_write_1(map, offset + i, cmd_pdat8[i]); in dpaa2_swp_send_mgmt_command()
1112 bus_write_1(map, offset, cmdid | swp->mr.valid_bit); in dpaa2_swp_send_mgmt_command()
[all …]
/freebsd/sys/dev/pcf/
H A Dpcfvar.h101 bus_write_1(sc->res_ioport, 0, data); in pcf_set_S0()
109 bus_write_1(sc->res_ioport, 1, data); in pcf_set_S1()
/freebsd/sys/dev/ncthwm/
H A Dncthwm.c121 bus_write_1(sc->iores, 0, reg); in ncthwm_write()
122 bus_write_1(sc->iores, 1, val); in ncthwm_write()
128 bus_write_1(sc->iores, 0, reg); in ncthwm_read()
/freebsd/sys/dev/gpio/
H A Dpl061.c153 bus_write_1(sc->sc_mem_res, a, tmp); in mask_and_set()
212 bus_write_1(sc->sc_mem_res, PL061_PIN_TO_ADDR(pin), d); in pl061_pin_set()
230 bus_write_1(sc->sc_mem_res, PL061_PIN_TO_ADDR(pin), d); in pl061_pin_toggle()
385 bus_write_1(sc->sc_mem_res, PL061_INTCLR, mask); in pl061_pic_post_filter()
397 bus_write_1(sc->sc_mem_res, PL061_INTCLR, mask); in pl061_pic_post_ithread()
/freebsd/sys/dev/asmc/
H A Dasmcvar.h60 bus_write_1(sc->sc_ioport, 0x00, val)
68 bus_write_1(sc->sc_ioport, 0x04, val)
/freebsd/sys/powerpc/pseries/
H A Dxics.c264 bus_write_1(sc->mem[i], 4, 0xff); in xicp_attach()
265 bus_write_1(sc->mem[i], 12, 0xff); in xicp_attach()
404 bus_write_1(regs, 12, 0xff); in xicp_dispatch()
508 bus_write_1(xicp_mem_for_cpu(cpu), 12, XICP_PRIORITY); in xicp_ipi()
/freebsd/sys/arm/altera/socfpga/
H A Dsocfpga_common.h36 #define WRITE1(_sc, _reg, _val) bus_write_1((_sc)->res[0], _reg, _val)
/freebsd/sys/dev/ipmi/
H A Dipmivars.h216 bus_write_1((sc)->ipmi_io_res[0], (sc)->ipmi_io_spacing * (x), value)
222 bus_write_1((sc)->ipmi_io_res[(x)], 0, value)
/freebsd/sys/dev/hdmi/
H A Ddwc_hdmi.h54 bus_write_1(sc->sc_mem_res, off << sc->sc_reg_shift, val); in WR1()
/freebsd/sys/dev/amdsbwd/
H A Damdsbwd.c135 bus_write_1(res, 0, reg); /* Index */ in pmio_read()
142 bus_write_1(res, 0, reg); /* Index */ in pmio_write()
143 bus_write_1(res, 1, val); /* Data */ in pmio_write()
/freebsd/sys/dev/tpm/
H A Dtpm_bus.c68 bus_write_1(sc->mem_res, off, val); in tpm_write_1()
/freebsd/tools/bus_space/C/
H A Dlibbus.h36 int bus_write_1(int rid, long ofs, uint8_t val);
/freebsd/sys/dev/sram/
H A Dmmio_sram.c141 bus_write_1(sc->res[0], offset, val); in mmio_sram_write_1()
/freebsd/sys/dev/ida/
H A Didavar.h44 bus_write_1((ida)->regs, port, val)

1234