Home
last modified time | relevance | path

Searched refs:DC_IP_REQUEST_CNTL (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/pg/dcn35/
H A Ddcn35_pg_cntl.c103 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_dsc_pg_control()
105 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_dsc_pg_control()
208 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_hubp_dpp_pg_control()
210 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_hubp_dpp_pg_control()
285 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_hpo_pg_control()
287 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_hpo_pg_control()
332 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_io_clk_pg_control()
334 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_io_clk_pg_control()
435 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in pg_cntl35_plane_otg_pg_control()
437 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in pg_cntl35_plane_otg_pg_control()
H A Ddcn35_pg_cntl.h57 SR(DC_IP_REQUEST_CNTL)
111 PG_CNTL_SF(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh)
138 uint32_t DC_IP_REQUEST_CNTL; member
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn302/
H A Ddcn302_hwseq.c171 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn302_dsc_pg_control()
173 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn302_dsc_pg_control()
222 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn302_dsc_pg_control()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
H A Ddcn31_hwseq.c297 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn31_dsc_pg_control()
299 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn31_dsc_pg_control()
332 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn31_dsc_pg_control()
353 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn31_enable_power_gating_plane()
355 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn31_enable_power_gating_plane()
373 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn31_enable_power_gating_plane()
451 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn31_hubp_pg_control()
453 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn31_hubp_pg_control()
477 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn31_hubp_pg_control()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
H A Ddcn314_hwseq.c216 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn314_dsc_pg_control()
218 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn314_dsc_pg_control()
259 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn314_dsc_pg_control()
277 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn314_enable_power_gating_plane()
279 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn314_enable_power_gating_plane()
298 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn314_enable_power_gating_plane()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce/
H A Ddce_hwseq.h254 SR(DC_IP_REQUEST_CNTL)
319 SR(DC_IP_REQUEST_CNTL)
369 SR(DC_IP_REQUEST_CNTL)
477 SR(DC_IP_REQUEST_CNTL), \
537 SR(DC_IP_REQUEST_CNTL), \
597 uint32_t DC_IP_REQUEST_CNTL; member
823 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
888 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh)
928 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh)
980 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
H A Ddcn32_hwseq.c85 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn32_dsc_pg_control()
87 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn32_dsc_pg_control()
129 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn32_dsc_pg_control()
143 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn32_enable_power_gating_plane()
145 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn32_enable_power_gating_plane()
160 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn32_enable_power_gating_plane()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
H A Ddcn35_hwseq.c494 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn35_dsc_pg_control()
496 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn35_dsc_pg_control()
537 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn35_dsc_pg_control()
549 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn35_enable_power_gating_plane()
551 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn35_enable_power_gating_plane()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c308 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn20_enable_power_gating_plane()
310 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn20_enable_power_gating_plane()
344 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn20_enable_power_gating_plane()
480 REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); in dcn20_dsc_pg_control()
482 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); in dcn20_dsc_pg_control()
539 REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); in dcn20_dsc_pg_control()
1274 if (REG(DC_IP_REQUEST_CNTL)) { in dcn20_power_on_plane_resources()
1275 REG_SET(DC_IP_REQUEST_CNTL, 0, in dcn20_power_on_plane_resources()
1284 REG_SET(DC_IP_REQUEST_CNTL, 0, in dcn20_power_on_plane_resources()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.c799 if (REG(DC_IP_REQUEST_CNTL)) { in power_on_plane_resources()
800 REG_SET(DC_IP_REQUEST_CNTL, 0, in power_on_plane_resources()
809 REG_SET(DC_IP_REQUEST_CNTL, 0, in power_on_plane_resources()
826 REG_SET(DC_IP_REQUEST_CNTL, 0, in undo_DEGVIDCN10_253_wa()
830 REG_SET(DC_IP_REQUEST_CNTL, 0, in undo_DEGVIDCN10_253_wa()
855 REG_SET(DC_IP_REQUEST_CNTL, 0, in apply_DEGVIDCN10_253_wa()
859 REG_SET(DC_IP_REQUEST_CNTL, 0, in apply_DEGVIDCN10_253_wa()
1279 if (REG(DC_IP_REQUEST_CNTL)) { in dcn10_plane_atomic_power_down()
1280 REG_SET(DC_IP_REQUEST_CNTL, 0, in dcn10_plane_atomic_power_down()
1291 REG_SET(DC_IP_REQUEST_CNTL, 0, in dcn10_plane_atomic_power_down()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/
H A Ddcn35_resource.h210 SR(DC_IP_REQUEST_CNTL), \
H A Ddcn35_resource.c597 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
H A Ddcn316_resource.c724 SR(DC_IP_REQUEST_CNTL), \
758 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/
H A Ddcn314_resource.c739 SR(DC_IP_REQUEST_CNTL), \
776 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
H A Ddcn315_resource.c729 SR(DC_IP_REQUEST_CNTL), \
763 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/
H A Ddcn31_resource.c730 SR(DC_IP_REQUEST_CNTL), \
764 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn321/
H A Ddcn321_resource.c579 SR(DC_IP_REQUEST_CNTL), \
615 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/
H A Ddcn401_resource.c564 SR(DC_IP_REQUEST_CNTL), \
613 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.c582 SR(DC_IP_REQUEST_CNTL), \
618 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn351/
H A Ddcn351_resource.c577 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \