Home
last modified time | relevance | path

Searched refs:DPCS_BASE__INST0_SEG0 (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/include/
H A Ddimgrey_cavefish_ip_offset.h410 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
H A Dnavi12_ip_offset.h403 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
H A Dnavi14_ip_offset.h403 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
H A Dsienna_cichlid_ip_offset.h410 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
H A Dbeige_goby_ip_offset.h488 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
H A Drenoir_ip_offset.h527 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
H A Dyellow_carp_offset.h434 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
H A Dvangogh_ip_offset.h506 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
H A Ddcn316_resource.c101 #define DPCS_BASE__INST0_SEG0 0x00000012 macro
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
H A Ddcn315_resource.c89 #define DPCS_BASE__INST0_SEG0 0x00000012 macro