Home
last modified time | relevance | path

Searched refs:LANE_COUNT_ONE (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_capability.c83 {LANE_COUNT_ONE, LINK_RATE_UHBR20},
86 {LANE_COUNT_ONE, LINK_RATE_UHBR13_5},
88 {LANE_COUNT_ONE, LINK_RATE_UHBR10},
91 {LANE_COUNT_ONE, LINK_RATE_HIGH3},
93 {LANE_COUNT_ONE, LINK_RATE_HIGH2},
96 {LANE_COUNT_ONE, LINK_RATE_HIGH},
97 {LANE_COUNT_ONE, LINK_RATE_LOW},
101 .lane_count = LANE_COUNT_ONE,
447 return LANE_COUNT_ONE; in reduce_lane_count()
448 case LANE_COUNT_ONE: in reduce_lane_count()
[all …]
H A Dlink_dp_training.c442 if (ln_count >= LANE_COUNT_ONE && !dpcd_lane_status[0].bits.CR_DONE_0) in dp_get_cr_failure()
1557 (cur_link_settings.lane_count <= LANE_COUNT_ONE); in perform_link_training_with_retries()
1683 (cur_link_settings.lane_count <= LANE_COUNT_ONE); in perform_link_training_with_retries()
1705 (cur_link_settings.lane_count <= LANE_COUNT_ONE)); in perform_link_training_with_retries()
/linux/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_hpo_dp_link_encoder.c73 NUM_LANES, num_lanes == LANE_COUNT_ONE ? 0 : num_lanes == LANE_COUNT_TWO ? 1 : 3); in dcn31_hpo_dp_link_enc_enable()
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_link_encoder.c604 DP_UDI_LANES, link_settings->lane_count - LANE_COUNT_ONE); in configure_encoder()
618 DP_UDI_LANES, link_settings->lane_count - LANE_COUNT_ONE); in dce60_configure_encoder()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_dp_types.h34 LANE_COUNT_ONE = 1, enumerator
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_debugfs.c291 case LANE_COUNT_ONE: in dp_link_settings_write()
425 case LANE_COUNT_ONE: in dp_mst_link_setting()
3263 case LANE_COUNT_ONE: in edp_ilr_write()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_link_encoder.c492 DP_UDI_LANES, link_settings->lane_count - LANE_COUNT_ONE); in enc1_configure_encoder()