Home
last modified time | relevance | path

Searched refs:LUT_RAM_A (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/
H A Ddcn20_dpp_cm.c509 mode = LUT_RAM_A; in dpp20_get_blndgam_current()
537 next_mode = LUT_RAM_A; in dpp20_program_blnd_lut()
542 if (next_mode == LUT_RAM_A) in dpp20_program_blnd_lut()
551 next_mode == LUT_RAM_A ? 1:2); in dpp20_program_blnd_lut()
602 mode = LUT_RAM_A; in dpp20_get_shaper_current()
949 next_mode = LUT_RAM_A; in dpp20_program_shaper()
953 if (next_mode == LUT_RAM_A) in dpp20_program_shaper()
985 mode = LUT_RAM_A; in get3dlut_config()
1024 else if (mode == LUT_RAM_A) in dpp20_set_3dlut_mode()
1042 CM_3DLUT_RAM_SEL, mode == LUT_RAM_A ? 0 : 1, in dpp20_select_3dlut_ram()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/mpc/dcn32/
H A Ddcn32_mpc.c114 mode = LUT_RAM_A; in mpc32_get_post1dlut_current()
280 next_mode = LUT_RAM_A; in mpc32_program_post1dlut()
287 if (next_mode == LUT_RAM_A) in mpc32_program_post1dlut()
297 MPCC_MCM_1DLUT_SELECT, next_mode == LUT_RAM_A ? 0 : 1); in mpc32_program_post1dlut()
315 mode = LUT_RAM_A; in mpc32_get_shaper_current()
732 next_mode = LUT_RAM_A; in mpc32_program_shaper()
736 if (next_mode == LUT_RAM_A) in mpc32_program_shaper()
772 mode = LUT_RAM_A; in get3dlut_config()
806 MPCC_MCM_3DLUT_RAM_SEL, mode == LUT_RAM_A ? 0 : 1, in mpc32_select_3dlut_ram()
894 else if (mode == LUT_RAM_A) in mpc32_set_3dlut_mode()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dwb/dcn30/
H A Ddcn30_dwb_cm.c161 mode = LUT_RAM_A; in dwb3_get_ogam_current()
252 if (current_mode == LUT_BYPASS || current_mode == LUT_RAM_A) in dwb3_program_ogam_lut()
255 next_mode = LUT_RAM_A; in dwb3_program_ogam_lut()
257 dwb3_configure_ogam_lut(dwbc30, next_mode == LUT_RAM_A); in dwb3_program_ogam_lut()
259 if (next_mode == LUT_RAM_A) in dwb3_program_ogam_lut()
267 REG_UPDATE(DWB_OGAM_CONTROL, DWB_OGAM_SELECT, next_mode == LUT_RAM_A ? 0 : 1); in dwb3_program_ogam_lut()
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn30/
H A Ddcn30_dpp.c63 s->gamcor_mode = LUT_RAM_A; // Otherwise, LUT_RAM_B in dpp30_read_state()
771 mode = LUT_RAM_A; in dpp3_get_blndgam_current()
799 next_mode = LUT_RAM_A; in dpp3_program_blnd_lut()
806 if (next_mode == LUT_RAM_A) in dpp3_program_blnd_lut()
867 mode = LUT_RAM_A; in dpp3_get_shaper_current()
1219 next_mode = LUT_RAM_A; in dpp3_program_shaper()
1223 if (next_mode == LUT_RAM_A) in dpp3_program_shaper()
1256 mode = LUT_RAM_A; in get3dlut_config()
1295 else if (mode == LUT_RAM_A) in dpp3_set_3dlut_mode()
1313 CM_3DLUT_RAM_SEL, mode == LUT_RAM_A ? 0 : 1, in dpp3_select_3dlut_ram()
[all …]
H A Ddcn30_dpp_cm.c69 mode = LUT_RAM_A; in dpp30_get_gamcor_current()
235 if (current_mode == LUT_BYPASS || current_mode == LUT_RAM_A) in dpp3_program_gamcor_lut()
238 next_mode = LUT_RAM_A; in dpp3_program_gamcor_lut()
241 dpp3_configure_gamcor_lut(dpp_base, next_mode == LUT_RAM_A); in dpp3_program_gamcor_lut()
296 next_mode == LUT_RAM_A); in dpp3_program_gamcor_lut()
299 REG_UPDATE(CM_GAMCOR_CONTROL, CM_GAMCOR_SELECT, next_mode == LUT_RAM_A ? 0:1); in dpp3_program_gamcor_lut()
/linux/drivers/gpu/drm/amd/display/dc/mpc/dcn30/
H A Ddcn30_mpc.c133 mode = LUT_RAM_A; in mpc3_get_ogam_current()
347 next_mode = LUT_RAM_A; in mpc3_set_output_gamma()
348 else if (current_mode == LUT_RAM_A) in mpc3_set_output_gamma()
351 next_mode = LUT_RAM_A; in mpc3_set_output_gamma()
356 if (next_mode == LUT_RAM_A) in mpc3_set_output_gamma()
443 mode = LUT_RAM_A; in mpc3_get_shaper_current()
869 next_mode = LUT_RAM_A; in mpc3_program_shaper()
873 if (next_mode == LUT_RAM_A) in mpc3_program_shaper()
899 else if (mode == LUT_RAM_A) in mpc3_set_3dlut_mode()
930 mode = LUT_RAM_A; in get3dlut_config()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/mpc/dcn20/
H A Ddcn20_mpc.c309 mode = LUT_RAM_A; in mpc20_get_ogam_current()
427 next_mode == LUT_RAM_A ? 1:2); in apply_DEDCN20_305_wa()
450 if (current_mode == LUT_BYPASS || current_mode == LUT_RAM_A) in mpc2_set_output_gamma()
453 next_mode = LUT_RAM_A; in mpc2_set_output_gamma()
456 mpc20_configure_ogam_lut(mpc, mpcc_id, next_mode == LUT_RAM_A); in mpc2_set_output_gamma()
458 if (next_mode == LUT_RAM_A) in mpc2_set_output_gamma()
469 next_mode == LUT_RAM_A ? 1:2); in mpc2_set_output_gamma()
/linux/drivers/gpu/drm/amd/display/dc/mpc/dcn401/
H A Ddcn401_mpc.c97 mode = LUT_RAM_A; in get3dlut_config()
123 const enum dc_lut_mode next_mode = lut_bank_a ? LUT_RAM_A : LUT_RAM_B; in mpc401_populate_lut()
142 mpc32_configure_post1dlut(mpc, mpcc_id, next_mode == LUT_RAM_A); in mpc401_populate_lut()
144 if (next_mode == LUT_RAM_A) in mpc401_populate_lut()
159 mpc32_configure_shaper_lut(mpc, next_mode == LUT_RAM_A, mpcc_id); in mpc401_populate_lut()
161 if (next_mode == LUT_RAM_A) in mpc401_populate_lut()
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dhw_shared.h277 LUT_RAM_A, enumerator