Home
last modified time | relevance | path

Searched refs:PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h6374 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK 0x00000400L macro
H A Dgfx_7_2_sh_mask.h6565 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK 0x400 macro
H A Dgfx_8_0_sh_mask.h7353 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK 0x400 macro
H A Dgfx_8_1_sh_mask.h7889 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK 0x400 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h1978 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_9_2_1_sh_mask.h1833 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_9_1_sh_mask.h1836 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_9_4_3_sh_mask.h1937 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_9_4_2_sh_mask.h15360 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_11_5_0_sh_mask.h20164 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_11_0_0_sh_mask.h24123 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_11_0_3_sh_mask.h26469 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_10_1_0_sh_mask.h7546 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro
H A Dgc_10_3_0_sh_mask.h7869 #define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK … macro