Home
last modified time | relevance | path

Searched refs:PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h6973 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT 0x00000003 macro
H A Dgfx_7_2_sh_mask.h5742 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT 0x3 macro
H A Dgfx_8_0_sh_mask.h6530 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT 0x3 macro
H A Dgfx_8_1_sh_mask.h7064 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT 0x3 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h16935 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_9_2_1_sh_mask.h18117 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_9_1_sh_mask.h18240 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_9_4_3_sh_mask.h20243 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_9_4_2_sh_mask.h10364 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_11_5_0_sh_mask.h18110 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_11_0_0_sh_mask.h22136 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_11_0_3_sh_mask.h24466 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_10_1_0_sh_mask.h24428 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro
H A Dgc_10_3_0_sh_mask.h22617 #define PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT macro