Home
last modified time | relevance | path

Searched refs:UVD_HWIP (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_discovery.c209 [UVD_HWIP] = UVD_HWID,
2089 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) { in amdgpu_discovery_set_mm_ip_blocks()
2099 amdgpu_ip_version(adev, UVD_HWIP, 0)); in amdgpu_discovery_set_mm_ip_blocks()
2116 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) { in amdgpu_discovery_set_mm_ip_blocks()
2172 amdgpu_ip_version(adev, UVD_HWIP, 0)); in amdgpu_discovery_set_mm_ip_blocks()
2283 adev->ip_versions[UVD_HWIP][0] = IP_VERSION(7, 0, 0); in amdgpu_discovery_set_ip_blocks()
2305 adev->ip_versions[UVD_HWIP][0] = IP_VERSION(7, 0, 0); in amdgpu_discovery_set_ip_blocks()
2366 adev->ip_versions[UVD_HWIP][0] = IP_VERSION(7, 2, 0); in amdgpu_discovery_set_ip_blocks()
2367 adev->ip_versions[UVD_HWIP][1] = IP_VERSION(7, 2, 0); in amdgpu_discovery_set_ip_blocks()
2396 adev->ip_versions[UVD_HWIP][0] = IP_VERSION(2, 5, 0); in amdgpu_discovery_set_ip_blocks()
[all …]
H A Damdgpu_vcn.c101 amdgpu_ucode_ip_version_decode(adev, UVD_HWIP, ucode_prefix, sizeof(ucode_prefix)); in amdgpu_vcn_early_init()
103 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == IP_VERSION(4, 0, 6) && in amdgpu_vcn_early_init()
143 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == IP_VERSION(3, 0, 2)) { in amdgpu_vcn_sw_init()
188 if (amdgpu_ip_version(adev, UVD_HWIP, 0) >= IP_VERSION(5, 0, 0)) { in amdgpu_vcn_sw_init()
191 } else if (amdgpu_ip_version(adev, UVD_HWIP, 0) >= IP_VERSION(4, 0, 0)) { in amdgpu_vcn_sw_init()
288 if (amdgpu_ip_version(adev, UVD_HWIP, 0) >= IP_VERSION(4, 0, 0)) in amdgpu_vcn_using_unified_queue()
1027 if (amdgpu_ip_version(adev, UVD_HWIP, 0) != IP_VERSION(4, 0, 3)) { in amdgpu_vcn_unified_ring_test_ib()
1077 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == in amdgpu_vcn_setup_ucode()
H A Darct_reg_init.c41 adev->reg_offset[UVD_HWIP][i] = (uint32_t *)(&(UVD_BASE.instance[i])); in arct_reg_base_init()
H A Dvega10_reg_init.c41 adev->reg_offset[UVD_HWIP][i] = (uint32_t *)(&(UVD_BASE.instance[i])); in vega10_reg_base_init()
H A Dvega20_reg_init.c41 adev->reg_offset[UVD_HWIP][i] = (uint32_t *)(&(UVD_BASE.instance[i])); in vega20_reg_base_init()
H A Djpeg_v4_0_5.c72 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) { in jpeg_v4_0_5_early_init()
82 amdgpu_ip_version(adev, UVD_HWIP, 0)); in jpeg_v4_0_5_early_init()
H A Damdgpu_ucode.c1257 } else if (block_type == UVD_HWIP) { in amdgpu_ucode_legacy_naming()
1258 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) { in amdgpu_ucode_legacy_naming()
1371 case UVD_HWIP: in amdgpu_ucode_ip_version_decode()
H A Dvcn_v3_0.c103 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == in vcn_v3_0_early_init()
231 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == IP_VERSION(3, 1, 2)) in vcn_v3_0_sw_init()
233 else if (amdgpu_ip_version(adev, UVD_HWIP, 0) == in vcn_v3_0_sw_init()
1261 if (amdgpu_ip_version(adev, UVD_HWIP, 0) != in vcn_v3_0_start()
1635 if (amdgpu_ip_version(adev, UVD_HWIP, 0) != in vcn_v3_0_pause_dpg_mode()
H A Damdgpu_dev_coredump.c54 [UVD_HWIP] = "UVD/JPEG/VCN",
H A Djpeg_v3_0.c55 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) { in jpeg_v3_0_early_init()
H A Djpeg_v2_5.c131 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == IP_VERSION(2, 5, 0)) in jpeg_v2_5_sw_init()
H A Damdgpu.h701 UVD_HWIP, enumerator
702 VCN_HWIP = UVD_HWIP,
H A Dvcn_v2_5.c190 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == IP_VERSION(2, 5, 0)) in vcn_v2_5_sw_init()
210 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == in vcn_v2_5_sw_init()
800 if (amdgpu_ip_version(adev, UVD_HWIP, 0) != IP_VERSION(2, 6, 0)) in vcn_v2_6_enable_ras()
H A Dsoc21.c156 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) { in soc21_query_video_codecs()
H A Duvd_v7_0.c1302 reg -= p->adev->reg_offset[UVD_HWIP][0][1]; in uvd_v7_0_ring_patch_cs_in_place()
1303 reg += p->adev->reg_offset[UVD_HWIP][1][1]; in uvd_v7_0_ring_patch_cs_in_place()
H A Dnv.c217 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) { in nv_query_video_codecs()
H A Damdgpu_uvd.c1143 offset = adev->reg_offset[UVD_HWIP][ring->me][1]; in amdgpu_uvd_send_msg()
H A Dsoc15.c190 switch (amdgpu_ip_version(adev, UVD_HWIP, 0)) { in soc15_query_video_codecs()
H A Damdgpu_kms.c522 IP_VERSION_MAJ_MIN_REV(amdgpu_ip_version(adev, UVD_HWIP, 0)); in amdgpu_hw_ip_info()