Home
last modified time | relevance | path

Searched refs:cur_link_settings (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_training.c1574 cur_link_settings.link_rate, cur_link_settings.lane_count, in perform_link_training_with_retries()
1575 cur_link_settings.link_spread); in perform_link_training_with_retries()
1582 &cur_link_settings); in perform_link_training_with_retries()
1603 &cur_link_settings, in perform_link_training_with_retries()
1621 &cur_link_settings, in perform_link_training_with_retries()
1646 cur_link_settings.link_rate, cur_link_settings.lane_count, in perform_link_training_with_retries()
1647 cur_link_settings.link_spread, status); in perform_link_training_with_retries()
1652 cur_link_settings.link_rate, cur_link_settings.lane_count, in perform_link_training_with_retries()
1653 cur_link_settings.link_spread, status); in perform_link_training_with_retries()
1679 cur_link_settings = *link_setting; in perform_link_training_with_retries()
[all …]
H A Dlink_dp_phy.c65 link->cur_link_settings = *link_settings; in dp_enable_link_phy()
83 memset(&link->cur_link_settings, 0, in dp_disable_link_phy()
84 sizeof(link->cur_link_settings)); in dp_disable_link_phy()
H A Dlink_dp_irq_handler.c59 if (link->cur_link_settings.lane_count == 0) in dp_parse_link_loss_status()
65 for (lane = 0; lane < link->cur_link_settings.lane_count; lane++) { in dp_parse_link_loss_status()
87 if (link_dp_get_encoding_format(&link->cur_link_settings) == DP_128b_132b_ENCODING && in dp_parse_link_loss_status()
361 if ((link->cur_link_settings.lane_count != LANE_COUNT_UNKNOWN) || in dp_should_allow_hpd_rx_irq()
H A Dlink_dp_capability.c2134 struct dc_link_settings cur_link_settings = {0}; in dp_verify_link_cap() local
2144 cur_link_settings = max_link_settings; in dp_verify_link_cap()
2154 if (!get_temp_dp_link_res(link, &link_res, &cur_link_settings)) in dp_verify_link_cap()
2157 skip_video_pattern = cur_link_settings.link_rate != LINK_RATE_LOW; in dp_verify_link_cap()
2163 &cur_link_settings); in dp_verify_link_cap()
2168 &cur_link_settings, in dp_verify_link_cap()
2189 &max_link_settings, &cur_link_settings, status)); in dp_verify_link_cap()
2192 cur_link_settings : fail_safe_link_settings; in dp_verify_link_cap()
H A Dlink_dp_training_dpia.c723 dp_is_symbol_locked(link->cur_link_settings.lane_count, dpcd_lane_status) && in dpia_training_eq_non_transparent()
810 dp_is_symbol_locked(link->cur_link_settings.lane_count, dpcd_lane_status)) { in dpia_training_eq_transparent()
/linux/drivers/gpu/drm/amd/display/dc/link/
H A Dlink_dpms.c1075 &stream->link->cur_link_settings); in get_pbn_per_slot()
1475 &link->cur_link_settings, in allocate_mst_payload()
1487 dp_link_bandwidth_kbps(link, &link->cur_link_settings)); in link_calculate_sst_avg_time_slots_per_mtp()
1670 if (allocate && link_dp_get_encoding_format(&link->cur_link_settings) == in update_sst_payload()
1681 &link->cur_link_settings, in update_sst_payload()
1712 &link->cur_link_settings, in link_reduce_mst_payload()
1859 &link->cur_link_settings, in link_increase_mst_payload()
1869 struct dc_link_settings link_settings = link->cur_link_settings; in disable_link_dp()
1957 memset(&stream->link->cur_link_settings, 0, in enable_link_hdmi()
2108 memset(&stream->link->cur_link_settings, 0, in enable_link_lvds()
[all …]
H A Dlink_detection.c538 link->cur_link_settings.lane_count = in read_current_link_settings_on_detect()
560 link->cur_link_settings.link_rate = in read_current_link_settings_on_detect()
562 link->cur_link_settings.link_rate_set = link_rate_set; in read_current_link_settings_on_detect()
563 link->cur_link_settings.use_link_rate_set = true; in read_current_link_settings_on_detect()
570 link->cur_link_settings.link_rate = link_bw_set; in read_current_link_settings_on_detect()
571 link->cur_link_settings.use_link_rate_set = false; in read_current_link_settings_on_detect()
576 link->cur_link_settings.link_spread = in read_current_link_settings_on_detect()
H A Dlink_resource.c65 link_dp_get_encoding_format(&link->cur_link_settings) != DP_128b_132b_ENCODING) in link_get_cur_res_map()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/
H A Ddce110_clk_mgr.c156 stream->link->cur_link_settings.lane_count; in dce110_fill_display_configs()
158 stream->link->cur_link_settings.link_rate; in dce110_fill_display_configs()
160 stream->link->cur_link_settings.link_spread; in dce110_fill_display_configs()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_debugfs.c208 link->cur_link_settings.lane_count, in dp_link_settings_read()
209 link->cur_link_settings.link_rate, in dp_link_settings_read()
210 link->cur_link_settings.link_spread); in dp_link_settings_read()
666 link->cur_link_settings.lane_count; in dp_phy_settings_write()
668 link->cur_link_settings.link_rate; in dp_phy_settings_write()
670 link->cur_link_settings.link_spread; in dp_phy_settings_write()
768 struct dc_link_settings cur_link_settings = {LANE_COUNT_UNKNOWN, in dp_phy_test_pattern_debugfs_write() local
857 cur_link_settings.lane_count = link->cur_link_settings.lane_count; in dp_phy_test_pattern_debugfs_write()
858 cur_link_settings.link_rate = link->cur_link_settings.link_rate; in dp_phy_test_pattern_debugfs_write()
859 cur_link_settings.link_spread = link->cur_link_settings.link_spread; in dp_phy_test_pattern_debugfs_write()
[all …]
H A Damdgpu_dm_mst_types.c1603 struct dc_link_settings cur_link_settings; in dm_dp_mst_is_port_support_mode() local
1622 cur_link_settings = stream->link->verified_link_cap; in dm_dp_mst_is_port_support_mode()
1623 upper_link_bw_in_kbps = dc_link_bandwidth_kbps(aconnector->dc_link, &cur_link_settings); in dm_dp_mst_is_port_support_mode()
H A Damdgpu_dm_helpers.c545 link->cur_link_settings.lane_count = 0; in dm_helpers_dp_mst_stop_top_mgr()
/linux/drivers/gpu/drm/amd/display/dc/link/accessories/
H A Dlink_dp_cts.c242 link_training_settings.link_settings = link->cur_link_settings; in dp_test_send_phy_test_pattern()
244 link_training_settings.lttpr_mode = dp_decide_lttpr_mode(link, &link->cur_link_settings); in dp_test_send_phy_test_pattern()
368 (unsigned int)(link->cur_link_settings.lane_count); in dp_test_send_phy_test_pattern()
372 if (link_dp_get_encoding_format(&link->cur_link_settings) == in dp_test_send_phy_test_pattern()
383 } else if (link_dp_get_encoding_format(&link->cur_link_settings) == in dp_test_send_phy_test_pattern()
/linux/drivers/gpu/drm/amd/display/dc/link/hwss/
H A Dlink_hwss_hpo_fixed_vs_pe_retimer_dp.c107 if (link->cur_link_settings.lane_count == LANE_COUNT_FOUR) in dp_hpo_fixed_vs_pe_retimer_program_override_test_pattern()
114 if (link->cur_link_settings.lane_count == LANE_COUNT_FOUR) in dp_hpo_fixed_vs_pe_retimer_program_override_test_pattern()
H A Dlink_hwss_dio_fixed_vs_pe_retimer.c32 if (link->cur_link_settings.lane_count == LANE_COUNT_FOUR) in dp_dio_fixed_vs_pe_retimer_lane_cfg_to_hw_cfg()
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_clk_mgr.c532 stream->link->cur_link_settings.lane_count; in dce110_fill_display_configs()
534 stream->link->cur_link_settings.link_rate; in dce110_fill_display_configs()
536 stream->link->cur_link_settings.link_spread; in dce110_fill_display_configs()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
H A Ddcn30_clk_mgr.c475 …clk_mgr->cur_phyclk_req_table[link->link_index] = link->cur_link_settings.link_rate * LINK_RATE_RE… in dcn30_notify_link_rate_change()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
H A Ddcn20_clk_mgr.c504 …clk_mgr->cur_phyclk_req_table[link->link_index] = link->cur_link_settings.link_rate * LINK_RATE_RE… in dcn2_notify_link_rate_change()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
H A Drn_clk_mgr.c549 …clk_mgr->cur_phyclk_req_table[link->link_index] = link->cur_link_settings.link_rate * LINK_RATE_RE… in rn_notify_link_rate_change()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c666 pipe_ctx->stream->link->cur_link_settings.lane_count; in dce110_enable_stream()
1668 memset(&dc->links[i]->cur_link_settings, 0, in power_down_encoders()
1669 sizeof(dc->links[i]->cur_link_settings)); in power_down_encoders()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc.h1591 struct dc_link_settings cur_link_settings; member
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c2866 pipe_ctx->stream->link->cur_link_settings.lane_count; in dcn20_enable_stream()