Home
last modified time | relevance | path

Searched refs:i9xx_plane (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
H A Di9xx_plane.c119 return i9xx_plane == PLANE_A || i9xx_plane == PLANE_B || in i9xx_plane_has_fbc()
122 return i9xx_plane == PLANE_A || i9xx_plane == PLANE_B; in i9xx_plane_has_fbc()
139 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in i9xx_plane_has_windowing() local
423 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in i9xx_plane_update_noarm() local
451 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in i9xx_plane_update_arm() local
521 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in i9xx_plane_disable_arm() local
553 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in g4x_primary_async_flip() local
572 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in vlv_primary_async_flip() local
667 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in i9xx_plane_get_hw_state() local
982 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in i9xx_get_initial_plane_config() local
[all …]
H A Dintel_fbc_regs.h39 #define FBC_CTL_PLANE(i9xx_plane) REG_FIELD_PREP(FBC_CTL_PLANE_MASK, (i9xx_plane)) argument
59 #define DPFC_CTL_PLANE_G4X(i9xx_plane) REG_FIELD_PREP(DPFC_CTL_PLANE_MASK_G4X, (i9xx_plane)) argument
62 #define DPFC_CTL_PLANE_IVB(i9xx_plane) REG_FIELD_PREP(DPFC_CTL_PLANE_MASK_IVB, (i9xx_plane)) argument
H A Dintel_fbc.c262 FBC_CTL_PLANE(fbc_state->plane->i9xx_plane); in i965_fbc_ctl2()
326 enum i9xx_plane_id i9xx_plane = fbc_state->plane->i9xx_plane; in i8xx_fbc_nuke() local
329 intel_de_write_fw(dev_priv, DSPADDR(i9xx_plane), in i8xx_fbc_nuke()
330 intel_de_read_fw(dev_priv, DSPADDR(i9xx_plane))); in i8xx_fbc_nuke()
363 enum i9xx_plane_id i9xx_plane = fbc_state->plane->i9xx_plane; in i965_fbc_nuke() local
366 intel_de_write_fw(dev_priv, DSPSURF(i9xx_plane), in i965_fbc_nuke()
367 intel_de_read_fw(dev_priv, DSPSURF(i9xx_plane))); in i965_fbc_nuke()
401 DPFC_CTL_PLANE_G4X(fbc_state->plane->i9xx_plane); in g4x_dpfc_ctl()
595 dpfc_ctl |= DPFC_CTL_PLANE_IVB(fbc_state->plane->i9xx_plane); in ivb_dpfc_ctl()
H A Di9xx_wm.c301 enum i9xx_plane_id i9xx_plane) in i9xx_get_fifo_size() argument
307 if (i9xx_plane == PLANE_B) in i9xx_get_fifo_size()
311 dsparb, plane_name(i9xx_plane), size); in i9xx_get_fifo_size()
317 enum i9xx_plane_id i9xx_plane) in i830_get_fifo_size() argument
323 if (i9xx_plane == PLANE_B) in i830_get_fifo_size()
328 dsparb, plane_name(i9xx_plane), size); in i830_get_fifo_size()
334 enum i9xx_plane_id i9xx_plane) in i845_get_fifo_size() argument
343 dsparb, plane_name(i9xx_plane), size); in i845_get_fifo_size()
2084 enum i9xx_plane_id i9xx_plane) in intel_crtc_for_plane() argument
2090 plane->i9xx_plane == i9xx_plane) in intel_crtc_for_plane()
H A Dintel_cursor.c881 cursor->i9xx_plane = (enum i9xx_plane_id) pipe; in intel_cursor_plane_create()
H A Dintel_display_types.h1521 enum i9xx_plane_id i9xx_plane; member
H A Dintel_color.c1038 enum i9xx_plane_id i9xx_plane = plane->i9xx_plane; in i9xx_get_config() local
1041 tmp = intel_de_read(dev_priv, DSPCNTR(i9xx_plane)); in i9xx_get_config()
/linux/drivers/gpu/drm/i915/
H A DMakefile244 display/i9xx_plane.o \