Home
last modified time | relevance | path

Searched refs:init (Results 1 – 25 of 2829) sorted by relevance

12345678910>>...114

/linux/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
H A Dinit.c61 return (init->execute == 1) || ((init->execute & 5) == 5); in init_exec()
233 int head = init->head < 0 ? 0 : init->head; in init_rdvgai()
251 int head = init->head < 0 ? 0 : init->head; in init_wrvgai()
270 if (init->outp && init->outp->i2c_upper_default) in init_i2c()
667 init->repeat = init->offset; in init_repeat()
668 init->repend = init->offset; in init_repeat()
670 init->offset = init->repeat; in init_repeat()
675 init->offset = init->repend; in init_repeat()
730 init->repend = init->offset; in init_end_repeat()
2027 init_wr32(init, dreg, init_rd32(init, sreg)); in init_copy_zm_reg()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/devinit/
H A Dbase.c33 addr = init->func->mmio(init, addr); in nvkm_devinit_mmio()
47 init->func->meminit(init); in nvkm_devinit_meminit()
53 if (init && init->func->disable) in nvkm_devinit_disable()
54 init->func->disable(init); in nvkm_devinit_disable()
63 if (init && init->func->post) in nvkm_devinit_post()
64 ret = init->func->post(init, init->post); in nvkm_devinit_post()
85 init->func->preinit(init); in nvkm_devinit_preinit()
89 init->post = init->force_post; in nvkm_devinit_preinit()
102 if (init->func->init) in nvkm_devinit_init()
103 init->func->init(init); in nvkm_devinit_init()
[all …]
H A Dgm200.c111 return pmu_exec(init, pmu.init_addr_pmu), 0; in pmu_load()
120 pmu_load(init, 0x01, post, NULL, NULL); in gm200_devinit_preos()
126 struct nv50_devinit *init = nv50_devinit(base); in gm200_devinit_post() local
141 ret = pmu_load(init, 0x04, post, &exec, &args); in gm200_devinit_post()
149 u32 pmu = pmu_args(init, args + 0x08, 0x08); in gm200_devinit_post()
152 pmu_data(init, pmu, img, len); in gm200_devinit_post()
157 u32 pmu = pmu_args(init, args + 0x08, 0x10); in gm200_devinit_post()
160 pmu_data(init, pmu, img, len); in gm200_devinit_post()
166 pmu_exec(init, exec); in gm200_devinit_post()
174 gm200_devinit_preos(init, post); in gm200_devinit_post()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/therm/
H A Dgf100.c28 #define pack_for_each_init(init, pack, head) \ argument
29 for (pack = head; pack && pack->init; pack++) \
30 for (init = pack->init; init && init->count; init++)
37 const struct nvkm_therm_clkgate_init *init; in gf100_clkgate_init() local
40 pack_for_each_init(init, pack, p) { in gf100_clkgate_init()
41 next = init->addr + init->count * 8; in gf100_clkgate_init()
42 addr = init->addr; in gf100_clkgate_init()
45 init->addr, init->count, init->data); in gf100_clkgate_init()
48 addr, init->data); in gf100_clkgate_init()
49 nvkm_wr32(device, addr, init->data); in gf100_clkgate_init()
/linux/arch/um/drivers/
H A Dumcast_kern.c35 dpri->addr = init->addr; in umcast_init()
36 dpri->lport = init->lport; in umcast_init()
37 dpri->rport = init->rport; in umcast_init()
38 dpri->unicast = init->unicast; in umcast_init()
39 dpri->ttl = init->ttl; in umcast_init()
64 .init = umcast_init,
107 init->unicast = false; in mcast_setup()
108 init->rport = init->lport; in mcast_setup()
111 init->lport, init->ttl); in mcast_setup()
153 init->unicast = true; in ucast_setup()
[all …]
/linux/drivers/clk/stm32/
H A Dclk-stm32mp25.c552 .hw.init = CLK_HW_INIT_INDEX("ck_ker_ltdc", FLEXGEN_27, &clk_stm32_gate_ops,
566 .hw.init = CLK_HW_INIT_PARENTS_DATA("clk_lanebyte", dsiblane_src,
581 .hw.init = CLK_HW_INIT_PARENTS_DATA("clk_phy_dsi", dsiphy_src,
590 .hw.init = CLK_HW_INIT_PARENTS_DATA("ck_ker_lvdsphy", lvdsphy_src,
599 .hw.init = CLK_HW_INIT_PARENTS_DATA("ck_ker_dts", dts_src,
691 .hw.init = CLK_HW_INIT_INDEX("ck_icn_p_ethsw_acm_cfg", ICN_LS_MCU,
697 .hw.init = CLK_HW_INIT_INDEX("ck_icn_p_ethsw_acm_msg", ICN_LS_MCU,
720 .hw.init = CLK_HW_INIT_INDEX("ck_ker_gpu", PLL3, &clk_stm32_gate_ops, 0),
1422 .hw.init = CLK_HW_INIT_PARENTS_DATA("ck_ker_usb2phy1", usb2phy1_src,
1442 .hw.init = CLK_HW_INIT_PARENTS_DATA("ck_ker_usb2phy2_en", usb2phy2_src,
[all …]
/linux/drivers/clk/socfpga/
H A Dclk-periph-s10.c106 struct clk_init_data init; in s10_register_periph() local
117 init.name = name; in s10_register_periph()
119 init.flags = clks->flags; in s10_register_periph()
126 periph_clk->hw.hw.init = &init; in s10_register_periph()
142 struct clk_init_data init; in n5x_register_periph() local
154 init.name = name; in n5x_register_periph()
156 init.flags = clks->flags; in n5x_register_periph()
161 periph_clk->hw.hw.init = &init; in n5x_register_periph()
198 init.name = name; in s10_register_cnt_periph()
200 init.flags = clks->flags; in s10_register_cnt_periph()
[all …]
H A Dclk-pll-s10.c208 init.ops = &clk_pll_ops; in s10_register_pll()
210 init.name = name; in s10_register_pll()
211 init.flags = clks->flags; in s10_register_pll()
214 init.parent_names = NULL; in s10_register_pll()
216 pll_clk->hw.hw.init = &init; in s10_register_pll()
250 init.name = name; in agilex_register_pll()
251 init.flags = clks->flags; in agilex_register_pll()
254 init.parent_names = NULL; in agilex_register_pll()
256 pll_clk->hw.hw.init = &init; in agilex_register_pll()
289 init.name = name; in n5x_register_pll()
[all …]
/linux/drivers/gpu/drm/i915/
H A Di915_module.c48 int (*init)(void); member
51 { .init = i915_check_nomodeset },
52 { .init = i915_active_module_init,
54 { .init = i915_context_module_init,
58 { .init = i915_objects_module_init,
60 { .init = i915_request_module_init,
64 { .init = i915_vma_module_init,
68 { .init = i915_mock_selftests },
69 { .init = i915_pmu_init,
71 { .init = i915_pci_register_driver,
[all …]
/linux/drivers/clk/qcom/
H A Dgcc-x1e80100.c57 .hw.init = &(const struct clk_init_data) {
96 .hw.init = &(const struct clk_init_data) {
113 .hw.init = &(const struct clk_init_data) {
1661 .hw.init = &(struct clk_init_data){
1689 .hw.init = &(struct clk_init_data){
1717 .hw.init = &(struct clk_init_data){
1745 .hw.init = &(struct clk_init_data){
1773 .hw.init = &(struct clk_init_data){
5178 .hw.init = &(struct clk_init_data){
5249 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-msm8998.c43 .hw.init = &(struct clk_init_data){
57 .clkr.hw.init = &(struct clk_init_data){
70 .clkr.hw.init = &(struct clk_init_data){
83 .clkr.hw.init = &(struct clk_init_data){
96 .clkr.hw.init = &(struct clk_init_data){
114 .hw.init = &(struct clk_init_data){
128 .clkr.hw.init = &(struct clk_init_data){
185 .hw.init = &(struct clk_init_data){
256 .hw.init = &(struct clk_init_data){
327 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-sc8280xp.c118 .hw.init = &(const struct clk_init_data) {
155 .hw.init = &(const struct clk_init_data) {
170 .hw.init = &(const struct clk_init_data) {
185 .hw.init = &(const struct clk_init_data) {
200 .hw.init = &(const struct clk_init_data) {
215 .hw.init = &(const struct clk_init_data) {
453 .hw.init = &(const struct clk_init_data) {
468 .hw.init = &(const struct clk_init_data) {
557 .hw.init = &(const struct clk_init_data) {
642 .hw.init = &(const struct clk_init_data) {
[all …]
H A Dgcc-msm8996.c38 .hw.init = &(struct clk_init_data){
54 .hw.init = &(struct clk_init_data){
68 .hw.init = &(struct clk_init_data){
81 .clkr.hw.init = &(struct clk_init_data){
96 .hw.init = &(struct clk_init_data){
113 .hw.init = &(struct clk_init_data){
131 .hw.init = &(struct clk_init_data){
1182 .hw.init = &(struct clk_init_data){
1199 .hw.init = &(struct clk_init_data){
2666 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-sm8250.c41 .hw.init = &(struct clk_init_data){
64 .clkr.hw.init = &(struct clk_init_data){
80 .hw.init = &(struct clk_init_data){
97 .hw.init = &(struct clk_init_data){
1064 .hw.init = &(struct clk_init_data){
1079 .hw.init = &(struct clk_init_data){
1099 .hw.init = &(struct clk_init_data){
1117 .hw.init = &(struct clk_init_data){
1135 .hw.init = &(struct clk_init_data){
1155 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-apq8084.c46 .clkr.hw.init = &(struct clk_init_data){
59 .hw.init = &(struct clk_init_data){
77 .clkr.hw.init = &(struct clk_init_data){
90 .hw.init = &(struct clk_init_data){
108 .clkr.hw.init = &(struct clk_init_data){
121 .hw.init = &(struct clk_init_data){
311 .hw.init = &(struct clk_init_data){
328 .hw.init = &(struct clk_init_data){
1354 .hw.init = &(struct clk_init_data){
1387 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-msm8917.c60 .hw.init = &(struct clk_init_data){
77 .hw.init = &(struct clk_init_data) {
91 .clkr.hw.init = &(struct clk_init_data){
120 .hw.init = &(struct clk_init_data){
134 .clkr.hw.init = &(struct clk_init_data){
151 .hw.init = &(struct clk_init_data){
165 .clkr.hw.init = &(struct clk_init_data){
183 .clkr.hw.init = &(struct clk_init_data){
196 .hw.init = &(struct clk_init_data){
2367 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-msm8976.c63 .clkr.hw.init = &(struct clk_init_data){
76 .hw.init = &(struct clk_init_data){
96 .clkr.hw.init = &(struct clk_init_data){
109 .hw.init = &(struct clk_init_data){
133 .clkr.hw.init = &(struct clk_init_data) {
146 .hw.init = &(struct clk_init_data){
180 .clkr.hw.init = &(struct clk_init_data){
193 .hw.init = &(struct clk_init_data){
211 .clkr.hw.init = &(struct clk_init_data){
224 .hw.init = &(struct clk_init_data){
[all …]
H A Decpricc-qdu1000.c68 .hw.init = &(const struct clk_init_data) {
98 .hw.init = &(const struct clk_init_data) {
746 .hw.init = &(const struct clk_init_data) {
764 .hw.init = &(const struct clk_init_data) {
782 .hw.init = &(const struct clk_init_data) {
800 .hw.init = &(const struct clk_init_data) {
818 .hw.init = &(const struct clk_init_data) {
836 .hw.init = &(const struct clk_init_data) {
854 .hw.init = &(const struct clk_init_data) {
872 .hw.init = &(const struct clk_init_data) {
[all …]
H A Dgcc-mdm9607.c42 .hw.init = &(struct clk_init_data)
57 .clkr.hw.init = &(struct clk_init_data)
84 .clkr.hw.init = &(struct clk_init_data){
97 .hw.init = &(struct clk_init_data){
125 .hw.init = &(struct clk_init_data)
140 .clkr.hw.init = &(struct clk_init_data)
216 .hw.init = &(struct clk_init_data){
782 .hw.init = &(struct clk_init_data){
796 .hw.init = &(struct clk_init_data){
813 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-sm8450.c45 .hw.init = &(struct clk_init_data){
68 .clkr.hw.init = &(struct clk_init_data){
84 .hw.init = &(struct clk_init_data){
101 .hw.init = &(struct clk_init_data){
225 .hw.init = &(struct clk_init_data){
242 .hw.init = &(struct clk_init_data){
254 .hw.init = &(struct clk_init_data){
271 .hw.init = &(struct clk_init_data){
286 .hw.init = &(struct clk_init_data){
301 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-sc8180x.c54 .hw.init = &(struct clk_init_data){
80 .clkr.hw.init = &(struct clk_init_data){
96 .hw.init = &(struct clk_init_data){
115 .hw.init = &(struct clk_init_data){
134 .hw.init = &(struct clk_init_data){
1366 .hw.init = &(struct clk_init_data){
1381 .hw.init = &(struct clk_init_data){
1401 .hw.init = &(struct clk_init_data){
1421 .hw.init = &(struct clk_init_data){
1441 .hw.init = &(struct clk_init_data){
[all …]
H A Dgcc-sa8775p.c81 .hw.init = &(const struct clk_init_data){
118 .hw.init = &(const struct clk_init_data){
133 .hw.init = &(const struct clk_init_data){
148 .hw.init = &(const struct clk_init_data){
163 .hw.init = &(const struct clk_init_data){
178 .hw.init = &(const struct clk_init_data){
451 .hw.init = &(const struct clk_init_data){
463 .hw.init = &(const struct clk_init_data){
480 .hw.init = &(const struct clk_init_data){
492 .hw.init = &(const struct clk_init_data){
[all …]
H A Dgcc-sm8550.c61 .hw.init = &(struct clk_init_data){
100 .hw.init = &(struct clk_init_data){
117 .hw.init = &(struct clk_init_data){
134 .hw.init = &(struct clk_init_data){
286 .hw.init = &(struct clk_init_data){
303 .hw.init = &(struct clk_init_data){
315 .hw.init = &(struct clk_init_data){
332 .hw.init = &(struct clk_init_data){
347 .hw.init = &(struct clk_init_data){
362 .hw.init = &(struct clk_init_data){
[all …]
/linux/arch/arm/mach-omap1/
H A Dclock_data.c77 .hw.init = CLK_HW_INIT_NO_PARENT("ck_ref", &omap1_clk_rate_ops, 0),
82 .hw.init = CLK_HW_INIT("ck_dpll1", "ck_ref", &omap1_clk_rate_ops,
153 .hw.init = CLK_HW_INIT("armxor_ck", "ck_ref", &omap1_clk_gate_ops,
165 .hw.init = CLK_HW_INIT("armtim_ck", "ck_ref", &omap1_clk_gate_ops,
275 .hw.init = CLK_HW_INIT("tc1_ck", "tc_ck", &omap1_clk_gate_ops, 0),
523 .init = &omap1_init_ext_clk,
540 .init = &omap1_init_ext_clk,
579 .hw.init = CLK_HW_INIT("mpu", "arm_ck", &omap1_clk_rate_ops, 0),
795 const struct clk_init_data *init = c->lk.clk_hw->init; in omap1_clk_init() local
796 const char *name = c->lk.clk_hw->init->name; in omap1_clk_init()
[all …]
/linux/drivers/clk/
H A Dclk-versaclock5.c1000 memset(&init, 0, sizeof(init)); in vc5_probe()
1041 vc5->clk_mux.init = &init; in vc5_probe()
1049 memset(&init, 0, sizeof(init)); in vc5_probe()
1061 vc5->clk_mul.init = &init; in vc5_probe()
1069 memset(&init, 0, sizeof(init)); in vc5_probe()
1083 vc5->clk_pfd.init = &init; in vc5_probe()
1090 memset(&init, 0, sizeof(init)); in vc5_probe()
1103 vc5->clk_pll.hw.init = &init; in vc5_probe()
1112 memset(&init, 0, sizeof(init)); in vc5_probe()
1134 memset(&init, 0, sizeof(init)); in vc5_probe()
[all …]

12345678910>>...114