Home
last modified time | relevance | path

Searched refs:ixDIDT_SQ_EDC_STALL_DELAY_2 (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega10_powertune.c450 …{ ixDIDT_SQ_EDC_STALL_DELAY_2, 0xFFFFFFFF, 0, …
616 …{ ixDIDT_SQ_EDC_STALL_DELAY_2, DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ4_MASK, DIDT_S…
617 …{ ixDIDT_SQ_EDC_STALL_DELAY_2, DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ5_MASK, DIDT_S…
618 …{ ixDIDT_SQ_EDC_STALL_DELAY_2, DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ6_MASK, DIDT_S…
619 …{ ixDIDT_SQ_EDC_STALL_DELAY_2, DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ7_MASK, DIDT_S…
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h7164 #define ixDIDT_SQ_EDC_STALL_DELAY_2 macro
H A Dgc_9_1_offset.h7372 #define ixDIDT_SQ_EDC_STALL_DELAY_2 macro
H A Dgc_9_4_2_offset.h55 #define ixDIDT_SQ_EDC_STALL_DELAY_2 macro
H A Dgc_9_2_1_offset.h7413 #define ixDIDT_SQ_EDC_STALL_DELAY_2 macro
H A Dgc_10_1_0_offset.h11263 #define ixDIDT_SQ_EDC_STALL_DELAY_2 macro
H A Dgc_10_3_0_offset.h13497 #define ixDIDT_SQ_EDC_STALL_DELAY_2 macro