Home
last modified time | relevance | path

Searched refs:mbox0 (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/nouveau/nvkm/falcon/
H A Dgm200.c221 u32 mbox0, mbox1; in gm200_flcn_fw_boot() local
237 mbox0 = nvkm_falcon_rd32(falcon, 0x040); in gm200_flcn_fw_boot()
239 if (FLCN_ERRON(falcon, ret || mbox0 != mbox0_ok, "mbox %08x %08x", mbox0, mbox1)) in gm200_flcn_fw_boot()
H A Dga102.c113 ga102_flcn_fw_boot(struct nvkm_falcon_fw *fw, u32 *mbox0, u32 *mbox1, u32 mbox0_ok, u32 irqsclr) in ga102_flcn_fw_boot() argument
122 return gm200_flcn_fw_boot(fw, mbox0, mbox1, mbox0_ok, irqsclr); in ga102_flcn_fw_boot()
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/
H A Dr535.c1530 u32 mbox0; in r535_gsp_msg_run_cpu_sequencer() local
1549 mbox0 = nvkm_falcon_rd32(&sec2->falcon, 0x040); in r535_gsp_msg_run_cpu_sequencer()
1550 if (WARN_ON(mbox0)) { in r535_gsp_msg_run_cpu_sequencer()
1596 r535_gsp_booter_load(struct nvkm_gsp *gsp, u32 mbox0, u32 mbox1) in r535_gsp_booter_load() argument
2023 u32 mbox0 = 0xff, mbox1 = 0xff; in r535_gsp_fini() local
2052 mbox0 = lower_32_bits(gsp->sr.meta.addr); in r535_gsp_fini()
2070 ret = r535_gsp_booter_unload(gsp, mbox0, mbox1); in r535_gsp_fini()
2080 u32 mbox0, mbox1; in r535_gsp_init() local
2084 mbox0 = lower_32_bits(gsp->wpr_meta.addr); in r535_gsp_init()
2089 mbox0 = lower_32_bits(gsp->sr.meta.addr); in r535_gsp_init()
[all …]
H A Dfwsec.c272 u32 mbox0 = 0; in nvkm_gsp_fwsec() local
306 ret = nvkm_falcon_fw_boot(&fw, subdev, true, &mbox0, NULL, 0, 0); in nvkm_gsp_fwsec()
/linux/drivers/gpu/drm/nouveau/include/nvkm/core/
H A Dfalcon.h101 u32 *mbox0, u32 *mbox1, u32 mbox0_ok, u32 irqsclr);
/linux/arch/mips/include/asm/octeon/
H A Dcvmx-sriox-defs.h455 uint64_t mbox0:2; member
461 uint64_t mbox0:2;
/linux/Documentation/scsi/
H A DChangeLog.sym53c8xx459 - Define some new IO registers for the 896 (istat1, mbox0, mbox1)