Home
last modified time | relevance | path

Searched refs:mmCP_ME0_PIPE0_VMID (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_d.h240 #define mmCP_ME0_PIPE0_VMID 0x3052 macro
H A Dgfx_8_0_d.h264 #define mmCP_ME0_PIPE0_VMID 0x3052 macro
H A Dgfx_8_1_d.h265 #define mmCP_ME0_PIPE0_VMID 0x3052 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2416 #define mmCP_ME0_PIPE0_VMID macro
H A Dgc_9_1_offset.h2693 #define mmCP_ME0_PIPE0_VMID macro
H A Dgc_9_2_1_offset.h2631 #define mmCP_ME0_PIPE0_VMID macro
H A Dgc_10_1_0_offset.h4757 #define mmCP_ME0_PIPE0_VMID macro
H A Dgc_10_3_0_offset.h4410 #define mmCP_ME0_PIPE0_VMID macro