Home
last modified time | relevance | path

Searched refs:mmDIG0_DIG_BE_EN_CNTL (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h2522 #define mmDIG0_DIG_BE_EN_CNTL 0x1C51 macro
H A Ddce_8_0_d.h3392 #define mmDIG0_DIG_BE_EN_CNTL 0x1c51 macro
H A Ddce_10_0_d.h4171 #define mmDIG0_DIG_BE_EN_CNTL 0x4a48 macro
H A Ddce_11_0_d.h4098 #define mmDIG0_DIG_BE_EN_CNTL 0x4a48 macro
H A Ddce_11_2_d.h5329 #define mmDIG0_DIG_BE_EN_CNTL 0x4a48 macro
H A Ddce_12_0_offset.h10164 #define mmDIG0_DIG_BE_EN_CNTL macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5426 #define mmDIG0_DIG_BE_EN_CNTL macro
H A Ddcn_3_0_3_offset.h4923 #define mmDIG0_DIG_BE_EN_CNTL macro
H A Ddcn_3_0_1_offset.h7888 #define mmDIG0_DIG_BE_EN_CNTL macro
H A Ddcn_1_0_offset.h8315 #define mmDIG0_DIG_BE_EN_CNTL macro
H A Ddcn_2_1_0_offset.h9811 #define mmDIG0_DIG_BE_EN_CNTL macro
H A Ddcn_3_0_2_offset.h9517 #define mmDIG0_DIG_BE_EN_CNTL macro
H A Ddcn_2_0_0_offset.h10906 #define mmDIG0_DIG_BE_EN_CNTL macro
H A Ddcn_3_0_0_offset.h10661 #define mmDIG0_DIG_BE_EN_CNTL macro