Home
last modified time | relevance | path

Searched refs:mmRLC_SPM_PERFMON_SE3TO0_SEGMENT_SIZE_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h9130 #define mmRLC_SPM_PERFMON_SE3TO0_SEGMENT_SIZE_BASE_IDX macro
H A Dgc_10_3_0_offset.h8803 #define mmRLC_SPM_PERFMON_SE3TO0_SEGMENT_SIZE_BASE_IDX macro