Home
last modified time | relevance | path

Searched refs:phy_state (Results 1 – 25 of 34) sorted by relevance

12

/linux/drivers/net/phy/
H A DuPD60620.c37 int phy_state; in upd60620_read_status() local
40 phy_state = phy_read(phydev, MII_BMSR); in upd60620_read_status()
41 if (phy_state < 0) in upd60620_read_status()
42 return phy_state; in upd60620_read_status()
51 if (phy_state < 0) in upd60620_read_status()
52 return phy_state; in upd60620_read_status()
59 if (phy_state & PHY_PHYSCR_100MB) in upd60620_read_status()
61 if (phy_state & PHY_PHYSCR_DUPLEX) in upd60620_read_status()
65 if (phy_state < 0) in upd60620_read_status()
66 return phy_state; in upd60620_read_status()
[all …]
H A Dphylink.c76 struct phylink_link_state phy_state; member
1346 link_state = pl->phy_state; in phylink_mac_initial_config()
1474 link_state = pl->phy_state; in phylink_resolve()
1513 pl->phy_state.interface) { in phylink_resolve()
1524 pl->phy_state.rate_matching; in phylink_resolve()
1527 pl->phy_state.duplex; in phylink_resolve()
1682 pl->phy_state.interface = iface; in phylink_create()
1774 pl->phy_state.speed = phydev->speed; in phylink_phy_change()
1783 pl->phy_state.link = up; in phylink_phy_change()
1913 pl->phy_state.interface = interface; in phylink_bringup_phy()
[all …]
H A Dphy.c45 static const char *phy_state_to_str(enum phy_state st) in phy_state_to_str()
62 enum phy_state old_state) in phy_process_state_change()
1394 enum phy_state old_state = phydev->state; in _phy_state_machine()
1499 enum phy_state old_state; in phy_stop()
/linux/drivers/scsi/libsas/
H A Dsas_expander.c33 ex_phy->phy_state = PHY_DEVICE_DISCOVERED; in sas_port_add_ex_phy()
225 phy->phy_state = PHY_VACANT; in sas_set_ex_phy()
228 phy->phy_state = PHY_NOT_PRESENT; in sas_set_ex_phy()
241 if (phy->phy_state == PHY_VACANT) { in sas_set_ex_phy()
633 if (phy->phy_state == PHY_VACANT || in sas_ex_disable_port()
758 if (phy->phy_state == PHY_VACANT || in sas_ex_get_linkrate()
1071 if (phy->phy_state == PHY_VACANT || in sas_find_sub_addr()
1174 if (phy->phy_state == PHY_VACANT || in sas_check_ex_subtractive_boundary()
1989 phy->phy_state = PHY_NOT_PRESENT; in sas_rediscover_dev()
1993 phy->phy_state = PHY_VACANT; in sas_rediscover_dev()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
H A Ddcn314_hwseq.c412 if (link->phy_state.symclk_ref_cnts.otg > 0) { in apply_symclk_on_tx_off_wa()
422 link->phy_state.symclk_state = SYMCLK_ON_TX_OFF; in apply_symclk_on_tx_off_wa()
445 link->phy_state.symclk_state = SYMCLK_OFF_TX_OFF; in dcn314_disable_link_output()
/linux/drivers/scsi/pm8001/
H A Dpm8001_sas.c192 if (pm8001_ha->phy[phy_id].phy_state == PHY_LINK_DISABLE) { in pm8001_phy_control()
200 if (pm8001_ha->phy[phy_id].phy_state == PHY_LINK_DISABLE) { in pm8001_phy_control()
208 if (pm8001_ha->phy[phy_id].phy_state == PHY_LINK_DISABLE) { in pm8001_phy_control()
221 if (pm8001_ha->phy[phy_id].phy_state == in pm8001_phy_control()
229 if (pm8001_ha->phy[phy_id].phy_state == in pm8001_phy_control()
H A Dpm8001_hwi.c109 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[0] = in read_general_status_table()
111 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[1] = in read_general_status_table()
113 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[2] = in read_general_status_table()
115 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[3] = in read_general_status_table()
117 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[4] = in read_general_status_table()
119 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[5] = in read_general_status_table()
121 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[6] = in read_general_status_table()
123 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[7] = in read_general_status_table()
3526 phy->phy_state = 1; in mpi_hw_event()
3546 phy->phy_state = 0; in mpi_hw_event()
[all …]
H A Dpm8001_sas.h248 u8 phy_state; member
411 u32 phy_state[8]; member
H A Dpm80xx_hwi.c3114 phy->phy_state = PHY_STATE_LINK_UP_SPCV; in hw_event_port_recover()
3147 phy->phy_state = PHY_STATE_LINK_UP_SPCV; in hw_event_sas_phy_up()
3229 phy->phy_state = PHY_STATE_LINK_UP_SPCV; in hw_event_sata_phy_up()
3343 phy->phy_state = PHY_LINK_DOWN; in mpi_phy_start_resp()
3433 phy->phy_state = PHY_LINK_DISABLE; in mpi_hw_event()
3601 phy->phy_state = PHY_STATE_LINK_UP_SPCV; in mpi_hw_event()
3634 phy->phy_state = PHY_LINK_DISABLE; in mpi_phy_stop_resp()
/linux/drivers/net/ethernet/emulex/benet/
H A Dbe_cmds.h191 #define be_phy_state_unknown(phy_state) (phy_state > BE_PHY_UNCERTIFIED) argument
192 #define be_phy_unqualified(phy_state) \ argument
193 (phy_state == BE_PHY_UNQUALIFIED || \
194 phy_state == BE_PHY_UNCERTIFIED)
195 #define be_phy_misconfigured(phy_state) \ argument
196 (phy_state == BE_PHY_INCOMPATIBLE || \
197 phy_state == BE_PHY_UNQUALIFIED || \
198 phy_state == BE_PHY_UNCERTIFIED)
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c1491 stream->link->phy_state.symclk_ref_cnts.otg = 1; in dce110_enable_stream_timing()
1492 if (stream->link->phy_state.symclk_state == SYMCLK_OFF_TX_OFF) in dce110_enable_stream_timing()
1493 stream->link->phy_state.symclk_state = SYMCLK_ON_TX_OFF; in dce110_enable_stream_timing()
1495 stream->link->phy_state.symclk_state = SYMCLK_ON_TX_ON; in dce110_enable_stream_timing()
2171 pipe_ctx_old->stream->link->phy_state.symclk_ref_cnts.otg = 0; in dce110_reset_hw_ctx_wrap()
3090 link->phy_state.symclk_state = SYMCLK_ON_TX_ON; in dce110_enable_lvds_link_output()
3106 link->phy_state.symclk_state = SYMCLK_ON_TX_ON; in dce110_enable_tmds_link_output()
3168 link->phy_state.symclk_state = SYMCLK_ON_TX_ON; in dce110_enable_dp_link_output()
3192 link->phy_state.symclk_state = SYMCLK_OFF_TX_OFF; in dce110_disable_link_output()
/linux/drivers/scsi/hisi_sas/
H A Dhisi_sas_v2_hw.c1626 u32 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE); in get_wideport_bitmap_v2_hw() local
1629 if (phy_state & 1 << i) in get_wideport_bitmap_v2_hw()
1636 if (phy_state & 1 << 8) in get_wideport_bitmap_v2_hw()
2730 u32 phy_state, sl_ctrl, txid_auto; in phy_down_v2_hw() local
2738 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE); in phy_down_v2_hw()
2739 dev_info(dev, "phydown: phy%d phy_state=0x%x\n", phy_no, phy_state); in phy_down_v2_hw()
2740 hisi_sas_phy_down(hisi_hba, phy_no, (phy_state & 1 << phy_no) ? 1 : 0, in phy_down_v2_hw()
H A Dhisi_sas_v3_hw.c1102 u32 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE); in get_wideport_bitmap_v3_hw() local
1105 if (phy_state & BIT(i)) in get_wideport_bitmap_v3_hw()
1639 u32 phy_state, sl_ctrl, txid_auto; in phy_down_v3_hw() local
1647 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE); in phy_down_v3_hw()
1648 dev_info(dev, "phydown: phy%d phy_state=0x%x\n", phy_no, phy_state); in phy_down_v3_hw()
1649 hisi_sas_phy_down(hisi_hba, phy_no, (phy_state & 1 << phy_no) ? 1 : 0, in phy_down_v3_hw()
1695 u32 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE); in int_phy_up_down_bcast_v3_hw() local
1696 int rdy = phy_state & (1 << phy_no); in int_phy_up_down_bcast_v3_hw()
H A Dhisi_sas.h454 u32 phy_state; member
H A Dhisi_sas_main.c1506 hisi_hba->phy_state = hisi_hba->hw->get_phys_state(hisi_hba); in hisi_sas_controller_reset_prepare()
1549 if (!(hisi_hba->phy_state & BIT(phy_no))) in hisi_sas_controller_reset_done()
1567 hisi_sas_rescan_topology(hisi_hba, hisi_hba->phy_state); in hisi_sas_controller_reset_done()
H A Dhisi_sas_v1_hw.c1440 u32 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE); in int_abnormal_v1_hw() local
1443 (phy_state & 1 << phy_no) ? 1 : 0, in int_abnormal_v1_hw()
/linux/drivers/net/fddi/
H A Ddefza.h553 u32 phy_state; /* PHY state */ member
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
H A Ddcn32_hwseq.c813 link->phy_state.symclk_state = SYMCLK_ON_TX_ON; in dcn32_init_hw()
1281 if (link->phy_state.symclk_ref_cnts.otg > 0) { in apply_symclk_on_tx_off_wa()
1291 link->phy_state.symclk_state = SYMCLK_ON_TX_OFF; in apply_symclk_on_tx_off_wa()
1314 link->phy_state.symclk_state = SYMCLK_OFF_TX_OFF; in dcn32_disable_link_output()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c893 stream->link->phy_state.symclk_ref_cnts.otg = 1; in dcn20_enable_stream_timing()
894 if (stream->link->phy_state.symclk_state == SYMCLK_OFF_TX_OFF) in dcn20_enable_stream_timing()
895 stream->link->phy_state.symclk_state = SYMCLK_ON_TX_OFF; in dcn20_enable_stream_timing()
897 stream->link->phy_state.symclk_state = SYMCLK_ON_TX_ON; in dcn20_enable_stream_timing()
2727 link->phy_state.symclk_ref_cnts.otg = 0; in dcn20_reset_back_end_for_pipe()
2728 if (link->phy_state.symclk_state == SYMCLK_ON_TX_OFF) { in dcn20_reset_back_end_for_pipe()
2731 link->phy_state.symclk_state = SYMCLK_OFF_TX_OFF; in dcn20_reset_back_end_for_pipe()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_hw_types.h1095 struct phy_state { struct
H A Ddc.h1696 struct phy_state phy_state; member
/linux/include/scsi/
H A Dlibsas.h85 enum ex_phy_state phy_state; member
/linux/include/linux/
H A Dphy.h518 enum phy_state { enum
682 enum phy_state state;
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
H A Ddcn31_hwseq.c529 pipe_ctx->stream->link->phy_state.symclk_ref_cnts.otg = 0; in dcn31_reset_back_end_for_pipe()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.c988 stream->link->phy_state.symclk_ref_cnts.otg = 1; in dcn10_enable_stream_timing()
989 if (stream->link->phy_state.symclk_state == SYMCLK_OFF_TX_OFF) in dcn10_enable_stream_timing()
990 stream->link->phy_state.symclk_state = SYMCLK_ON_TX_OFF; in dcn10_enable_stream_timing()
992 stream->link->phy_state.symclk_state = SYMCLK_ON_TX_ON; in dcn10_enable_stream_timing()
1112 pipe_ctx->stream->link->phy_state.symclk_ref_cnts.otg = 0; in dcn10_reset_back_end_for_pipe()

12