Home
last modified time | relevance | path

Searched refs:pll1_div (Results 1 – 5 of 5) sorted by relevance

/linux/arch/sh/kernel/cpu/sh2a/
H A Dclock-sh7264.c26 static unsigned int pll1_div; variable
43 unsigned long rate = clk->parent->rate / pll1_div; in pll_recalc()
139 pll1_div = 3; in arch_clk_init()
141 pll1_div = 4; in arch_clk_init()
143 pll1_div = 1; in arch_clk_init()
/linux/drivers/clk/renesas/
H A Drcar-gen4-cpg.h56 u8 pll1_div; member
H A Drcar-gen3-cpg.h73 u8 pll1_div; member
H A Drcar-gen4-cpg.c358 div = cpg_pll_config->pll1_div; in rcar_gen4_cpg_clk_register()
H A Drcar-gen3-cpg.c377 div = cpg_pll_config->pll1_div; in rcar_gen3_cpg_clk_register()