Home
last modified time | relevance | path

Searched refs:rtw89_read32_mask (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/net/wireless/realtek/rtw89/
H A Defuse.c27 val = rtw89_read32_mask(rtwdev, R_AX_EFUSE_CTRL_1, in rtw89_switch_efuse_bank()
35 val = rtw89_read32_mask(rtwdev, R_AX_EFUSE_CTRL_1, in rtw89_switch_efuse_bank()
H A Dps.c23 ret = read_poll_timeout_atomic(rtw89_read32_mask, polling, !polling, in rtw89_fw_leave_lps_check()
H A Defuse_be.c165 ret = read_poll_timeout(rtw89_read32_mask, val, in rtw89_cnv_efuse_state_be()
H A Dmac.h1033 return rtw89_read32_mask(rtwdev, reg, mask); in rtw89_read32_port_mask()
1355 val = rtw89_read32_mask(rtwdev, R_AX_IC_PWR_STATE, in rtw89_mac_get_power_state()
H A Dpci_be.c398 val = rtw89_read32_mask(rtwdev, R_BE_IC_PWR_STATE, B_BE_WLMAC_PWR_STE_MASK); in rtw89_pci_ops_mac_pre_deinit_be()
H A Dmac.c1374 if (rtw89_read32_mask(rtwdev, R_AX_LDM, B_AX_EN_32K)) in rtw89_mac_check_cpwm_state()
1464 val = rtw89_read32_mask(rtwdev, R_AX_IC_PWR_STATE, B_AX_WLMAC_PWR_STE_MASK); in rtw89_mac_power_switch()
2373 val = rtw89_read32_mask(rtwdev, R_AX_SEC_ENG_CTRL, in scheduler_init_ax()
2621 ret = read_poll_timeout_atomic(rtw89_read32_mask, val32, val32 == 0, in rst_bacam()
4073 ret = read_poll_timeout(rtw89_read32_mask, val, val == 0, 1000, 100000, in rtw89_mac_check_packet_ctrl()
5772 cnt = rtw89_read32_mask(rtwdev, reg, B_AX_BT_PLT_PKT_CNT_MASK); in rtw89_mac_get_plt_cnt_ax()
6134 *tx_time = rtw89_read32_mask(rtwdev, reg, B_AX_AMPDU_MAX_TIME_MASK) << 5; in rtw89_mac_get_tx_time()
6176 *tx_retry = rtw89_read32_mask(rtwdev, reg, B_AX_L_TXCNT_LMT_MASK); in rtw89_mac_get_tx_retry_limit()
H A Dphy.h613 return rtw89_read32_mask(rtwdev, addr + phy->cr_base, mask); in rtw89_phy_read32_mask()
H A Dmac_be.c1088 ret = read_poll_timeout_atomic(rtw89_read32_mask, val, val == S_BE_BACAM_RST_DONE, in rst_bacam_be()
1913 cnt = rtw89_read32_mask(rtwdev, reg, B_BE_BT_PLT_PKT_CNT_MASK); in rtw89_mac_get_plt_cnt_be()
H A Drtw8852c.c195 val32 = rtw89_read32_mask(rtwdev, R_AX_SYS_STATUS1, B_AX_PAD_HCI_SEL_V2_MASK); in rtw8852c_pwr_on_func()
H A Ddebug.c3174 val32 = rtw89_read32_mask(rtwdev, in rtw89_debug_mac_dbg_port_dump()
H A Dcore.c4324 cv = rtw89_read32_mask(rtwdev, R_AX_SYS_CFG1, B_AX_CHIP_VER_MASK); in rtw89_read_chip_ver()
H A Dpci.c3699 val = rtw89_read32_mask(rtwdev, R_AX_PCIE_MIX_CFG_V1, B_AX_ASPM_CTRL_MASK); in rtw89_pci_filter_out()
H A Dcore.h5711 rtw89_read32_mask(struct rtw89_dev *rtwdev, u32 addr, u32 mask) in rtw89_read32_mask() function
H A Dphy.c3761 return (u8)rtw89_read32_mask(rtwdev, xtal->xcap_reg, reg_mask); in rtw89_phy_cfo_get_xcap_reg()