Home
last modified time | relevance | path

Searched refs:set_hard_min_dcfclk_by_freq (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
H A Drv1_clk_mgr.c262 pp_smu->set_hard_min_dcfclk_by_freq && in rv1_update_clocks()
265 pp_smu->set_hard_min_dcfclk_by_freq(&pp_smu->pp_smu, khz_to_mhz_ceil(new_clocks->dcfclk_khz)); in rv1_update_clocks()
282 pp_smu->set_hard_min_dcfclk_by_freq && in rv1_update_clocks()
285 pp_smu->set_hard_min_dcfclk_by_freq(&pp_smu->pp_smu, khz_to_mhz_ceil(new_clocks->dcfclk_khz)); in rv1_update_clocks()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddm_pp_smu.h119 void (*set_hard_min_dcfclk_by_freq)(struct pp_smu *pp, int mhz); member
179 enum pp_smu_status (*set_hard_min_dcfclk_by_freq)(struct pp_smu *pp, int Mhz); member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
H A Ddcn20_clk_mgr.c264 if (pp_smu && pp_smu->set_hard_min_dcfclk_by_freq) in dcn2_update_clocks()
265 …pp_smu->set_hard_min_dcfclk_by_freq(&pp_smu->pp_smu, khz_to_mhz_ceil(clk_mgr_base->clks.dcfclk_khz… in dcn2_update_clocks()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_pp_smu.c768 funcs->rv_funcs.set_hard_min_dcfclk_by_freq = in dm_pp_get_funcs()
777 funcs->nv_funcs.set_hard_min_dcfclk_by_freq = in dm_pp_get_funcs()