Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK (Results 1 – 9 of 9) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_gfx_v6_0.c2269 tmp |= (CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK | in gfx_v6_0_enable_gui_idle_interrupt()
2272 tmp &= ~(CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK | in gfx_v6_0_enable_gui_idle_interrupt()
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2344 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L macro
H A Dgfx_7_2_sh_mask.h1153 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK 0x80000 macro
H A Dgfx_8_1_sh_mask.h1997 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK 0x80000 macro
H A Dgfx_8_0_sh_mask.h1473 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK 0x80000 macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h10773 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK … macro
H A Dgc_9_1_sh_mask.h12254 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK … macro
H A Dgc_9_2_1_sh_mask.h12058 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h17689 #define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK … macro