Searched refs:DivScale1 (Results 1 – 2 of 2) sorted by relevance
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 3313 auto DivScale1 = B.buildIntrinsic(Intrinsic::amdgcn_div_scale, {S64, S1}, false) in legalizeFDIV64() local
3320 auto Mul = B.buildFMul(S64, DivScale1.getReg(0), Fma3, Flags); in legalizeFDIV64()
3321 auto Fma4 = B.buildFMA(S64, NegDivScale0, Mul, DivScale1.getReg(0), Flags); in legalizeFDIV64()
3333 auto Scale1Unmerge = B.buildUnmerge(S32, DivScale1); in legalizeFDIV64()
3341 Scale = DivScale1.getReg(1); in legalizeFDIV64()
|
| H A D | SIISelLowering.cpp | 8551 SDValue DivScale1 = DAG.getNode(AMDGPUISD::DIV_SCALE, SL, ScaleVT, X, Y, X); in LowerFDIV64() local
8554 SDValue Mul = DAG.getNode(ISD::FMUL, SL, MVT::f64, DivScale1, Fma3); in LowerFDIV64()
8557 NegDivScale0, Mul, DivScale1); in LowerFDIV64()
8571 SDValue Scale1BC = DAG.getNode(ISD::BITCAST, SL, MVT::v2i32, DivScale1); in LowerFDIV64()
8585 Scale = DivScale1.getValue(1); in LowerFDIV64()
|