/netbsd/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
H A D | AArch64GenRegisterBankInfo.def | 246 AArch64GenRegisterBankInfo::getFPExtMapping(unsigned DstSize, 262 assert((DstSize == 32 || DstSize == 64) && "Unexpected half extension"); 263 if (DstSize == 32) 269 assert(DstSize == 64 && "Unexpected float extension"); 272 assert((SrcSize == 64 || DstSize == 128) && "Unexpected vector extension");
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64InstructionSelector.cpp | 789 (((DstSize + 31) / 32 == (SrcSize + 31) / 32) && DstSize > SrcSize)) && in isValidCopy() 972 switch (DstSize) { in selectFPConvOpc() 2532 I.getOperand(3).setImm((DstSize - LSB) % DstSize); in select() 2535 if (DstSize < 64) { in select() 2909 if (DstSize == 0) { in select() 2914 if (DstSize != 64 && DstSize > 32) { in select() 2921 if (DstSize > 32) { in select() 3019 if (DstSize == 64) { in select() 4770 if (DstSize == 64) { in emitConstantVector() 4799 if (DstSize < 32) in tryOptConstantBuildVec() [all …]
|
H A D | AArch64PostLegalizerCombiner.cpp | 68 unsigned DstSize = DstTy.getSizeInBits(); in matchExtractVecEltPairwiseAdd() local 69 if (DstSize != 16 && DstSize != 32 && DstSize != 64) in matchExtractVecEltPairwiseAdd()
|
H A D | AArch64PreLegalizerCombiner.cpp | 41 const unsigned DstSize = MRI.getType(DstReg).getSizeInBits(); in matchFConstantToConstant() local 42 if (DstSize != 32 && DstSize != 64) in matchFConstantToConstant()
|
H A D | AArch64RegisterBankInfo.h | 97 getFPExtMapping(unsigned DstSize, unsigned SrcSize);
|
H A D | AArch64RegisterBankInfo.cpp | 183 #define CHECK_VALUEMAP_FPEXT(DstSize, SrcSize) \ in AArch64RegisterBankInfo() argument 185 unsigned PartialMapDstIdx = PMI_FPR##DstSize - PMI_Min; \ in AArch64RegisterBankInfo() 189 const ValueMapping *Map = getFPExtMapping(DstSize, SrcSize); \ in AArch64RegisterBankInfo() 193 Map[0].NumBreakDowns == 1 && "FPR" #DstSize \ in AArch64RegisterBankInfo()
|
H A D | AArch64LegalizerInfo.cpp | 390 unsigned DstSize = Query.Types[0].getSizeInBits(); in AArch64LegalizerInfo() local 392 if (DstSize == 128 && !Query.Types[0].isVector()) in AArch64LegalizerInfo() 397 if (DstSize < 8 || DstSize > 128 || !isPowerOf2_32(DstSize)) in AArch64LegalizerInfo()
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPURegisterBankInfo.cpp | 2483 unsigned DstSize = DstTy.getSizeInBits(); in applyMappingImpl() local 2485 const bool UseSel64 = DstSize > 32 && in applyMappingImpl() 2497 if (DstSize > 32) { in applyMappingImpl() 2500 } else if (DstSize < 32) { in applyMappingImpl() 3578 OpdsMapping[0] = AMDGPU::getValueMapping(BankID, DstSize); in getInstrMapping() 3588 OpdsMapping[0] = AMDGPU::getValueMapping(BankID, DstSize); in getInstrMapping() 3597 unsigned DstSize = DstTy.getSizeInBits(); in getInstrMapping() local 3617 OpdsMapping[0] = AMDGPU::getValueMapping(Bank, DstSize); in getInstrMapping() 3651 unsigned DstSize = getSizeInBits(Dst, MRI, *TRI); in getInstrMapping() local 3653 OpdsMapping[0] = AMDGPU::getValueMapping(Bank, DstSize); in getInstrMapping() [all …]
|
H A D | AMDGPUInstructionSelector.cpp | 465 unsigned DstSize = DstTy.getSizeInBits(); in selectG_EXTRACT() local 469 if (Offset % 32 != 0 || DstSize > 128) in selectG_EXTRACT() 474 if (DstSize == 16) in selectG_EXTRACT() 475 DstSize = 32; in selectG_EXTRACT() 515 const unsigned DstSize = DstTy.getSizeInBits(); in selectG_MERGE_VALUES() local 553 const unsigned DstSize = DstTy.getSizeInBits(); in selectG_UNMERGE_VALUES() local 1853 unsigned DstSize = DstTy.getSizeInBits(); in selectG_TRUNC() local 1929 int SubRegIdx = sizeToSubRegIndex(DstSize); in selectG_TRUNC() 1985 const unsigned DstSize = DstTy.getSizeInBits(); in selectG_SZA_EXT() local 1994 if (DstSize <= 32) in selectG_SZA_EXT() [all …]
|
H A D | AMDGPULegalizerInfo.cpp | 1156 const unsigned DstSize = DstTy.getSizeInBits(); in AMDGPULegalizerInfo() local 1160 if (DstSize > MemSize) in AMDGPULegalizerInfo() 1163 if (!isPowerOf2_32(DstSize)) { in AMDGPULegalizerInfo() 1167 unsigned FloorSize = PowerOf2Floor(DstSize); in AMDGPULegalizerInfo() 1171 if (DstSize > 32 && (DstSize % 32 != 0)) { in AMDGPULegalizerInfo() 1174 return std::make_pair(0, LLT::scalar(32 * (DstSize / 32))); in AMDGPULegalizerInfo() 1232 unsigned DstSize = DstTy.getSizeInBits(); in AMDGPULegalizerInfo() local 1233 if (!isPowerOf2_32(DstSize)) { in AMDGPULegalizerInfo() 1237 unsigned FloorSize = PowerOf2Floor(DstSize); in AMDGPULegalizerInfo()
|
H A D | SIRegisterInfo.cpp | 2265 unsigned DstSize = getRegSizeInBits(*DstRC); in shouldCoalesce() local 2272 if (SrcSize <= 32 || DstSize <= 32) in shouldCoalesce() 2275 return NewSize <= DstSize || NewSize <= SrcSize; in shouldCoalesce()
|
H A D | SIInstrInfo.cpp | 2546 unsigned DstSize = RI.getRegSizeInBits(*DstRC); in insertSelect() local 2548 if (DstSize == 32) { in insertSelect() 2565 if (DstSize == 64 && Pred == SCC_TRUE) { in insertSelect() 2592 int NElts = DstSize / 32; in insertSelect() 3953 uint32_t DstSize = RI.getRegSizeInBits(*DstRC) / 32; in verifyInstruction() local 3954 if (RegCount > DstSize) { in verifyInstruction()
|
/netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/ |
H A D | InlineAsmLowering.cpp | 252 unsigned DstSize = TRI->getRegSizeInBits(Dst, *MRI); in buildAnyextOrCopy() local 254 if (DstSize < SrcSize) { in buildAnyextOrCopy() 260 if (DstSize > SrcSize) { in buildAnyextOrCopy() 266 Src = MIRBuilder.buildAnyExt(LLT::scalar(DstSize), Src).getReg(0); in buildAnyextOrCopy()
|
H A D | CallLowering.cpp | 488 const unsigned DstSize = DstTy.getSizeInBits(); in buildCopyToRegs() local 504 for (unsigned Size = DstSize * DstRegs.size(); Size != LCMSize; in buildCopyToRegs() 505 Size += DstSize) { in buildCopyToRegs()
|
H A D | LegalizerHelper.cpp | 1349 const int DstSize = DstTy.getSizeInBits(); in widenScalarMergeValues() local 1352 const int NumMerge = (DstSize + WideSize - 1) / WideSize; in widenScalarMergeValues() 1358 if (WideSize >= DstSize) { in widenScalarMergeValues() 1379 if (WideSize > DstSize) in widenScalarMergeValues() 1532 unsigned DstSize = DstTy.getSizeInBits(); in widenScalarUnmergeValues() local 4011 const unsigned DstSize = DstTy.getSizeInBits(); in reduceOperationWidth() local 4012 const LLT DstScalarTy = LLT::scalar(DstSize); in reduceOperationWidth() 4829 unsigned DstSize = Ty.getSizeInBits(); in narrowScalarMul() local 4834 unsigned NumDstParts = DstSize / NarrowSize; in narrowScalarMul() 6208 const unsigned DstSize = DstTy.getSizeInBits(); in lowerUnmergeValues() local [all …]
|
/netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | MachineVerifier.cpp | 1173 unsigned DstSize = DstElTy.getSizeInBits(); in verifyPreISelGenericInstruction() local 1177 if (DstSize <= SrcSize) in verifyPreISelGenericInstruction() 1182 if (DstSize >= SrcSize) in verifyPreISelGenericInstruction() 1328 if (SrcSize == DstSize) in verifyPreISelGenericInstruction() 1331 if (DstSize + OffsetOp.getImm() > SrcSize) in verifyPreISelGenericInstruction() 1351 if (DstSize <= SrcSize) in verifyPreISelGenericInstruction() 1354 if (SrcSize + OffsetOp.getImm() > DstSize) in verifyPreISelGenericInstruction() 1702 unsigned DstSize = 0; in visitMachineInstrBefore() local 1717 DstSize = TRI->getRegSizeInBits(*DstRC); in visitMachineInstrBefore() 1720 if (DstSize == 0) in visitMachineInstrBefore() [all …]
|
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/Analysis/ |
H A D | TargetTransformInfoImpl.h | 492 unsigned DstSize = Dst->getScalarSizeInBits(); in getCastInstrCost() local 493 if (DL.isLegalInteger(DstSize) && in getCastInstrCost() 494 DstSize >= DL.getPointerTypeSizeInBits(Src)) in getCastInstrCost() 506 TypeSize DstSize = DL.getTypeSizeInBits(Dst); in getCastInstrCost() local 507 if (!DstSize.isScalable() && DL.isLegalInteger(DstSize.getFixedSize())) in getCastInstrCost()
|
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | LegalizationArtifactCombiner.h | 247 const unsigned DstSize = DstTy.getSizeInBits(); in tryCombineTrunc() local 252 if (DstSize < MergeSrcSize) { in tryCombineTrunc() 263 } else if (DstSize == MergeSrcSize) { in tryCombineTrunc() 270 } else if (DstSize % MergeSrcSize == 0) { in tryCombineTrunc() 281 const unsigned NumSrcs = DstSize / MergeSrcSize; in tryCombineTrunc()
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Linker/ |
H A D | LinkModules.cpp | 194 uint64_t DstSize = DstDL.getTypeAllocSize(DstGV->getValueType()); in computeResultingSelectionKind() local 202 LinkFromSrc = SrcSize > DstSize; in computeResultingSelectionKind() 204 if (SrcSize != DstSize) in computeResultingSelectionKind()
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/Disassembler/ |
H A D | AMDGPUDisassembler.cpp | 745 unsigned DstSize = IsGather4 ? 4 : std::max(countPopulation(DMask), 1u); in convertMIMGInst() local 749 DstSize = (DstSize + 1) / 2; in convertMIMGInst() 753 DstSize += 1; in convertMIMGInst() 755 if (DstSize == Info->VDataDwords && AddrSize == Info->VAddrDwords) in convertMIMGInst() 759 AMDGPU::getMIMGOpcode(Info->BaseOpcode, Info->MIMGEncoding, DstSize, AddrSize); in convertMIMGInst() 765 if (DstSize != Info->VDataDwords) { in convertMIMGInst()
|
/netbsd/external/apache2/llvm/dist/clang/lib/CodeGen/ |
H A D | CGCall.cpp | 1152 if (FirstEltSize < DstSize && in EnterStructPointerForCoercedAccess() 1199 uint64_t DstSize = DL.getTypeSizeInBits(DestIntTy); in CoerceIntOrPtrToIntOrPtr() local 1201 if (SrcSize > DstSize) { in CoerceIntOrPtrToIntOrPtr() 1255 if (!SrcSize.isScalable() && !DstSize.isScalable() && in CreateCoercedLoad() 1256 SrcSize.getFixedSize() >= DstSize.getFixedSize()) { in CreateCoercedLoad() 1359 SrcSize.getFixedSize() <= DstSize.getFixedSize()) { in CreateCoercedStore() 1377 llvm::ConstantInt::get(CGF.IntPtrTy, DstSize.getFixedSize())); in CreateCoercedStore() 2885 if (SrcSize <= DstSize) { in EmitFunctionProlog() 2900 if (SrcSize > DstSize) { in EmitFunctionProlog() 2901 Builder.CreateMemCpy(Ptr, AddrToStoreInto, DstSize); in EmitFunctionProlog() [all …]
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86InstructionSelector.cpp | 235 const unsigned DstSize = RBI.getSizeInBits(DstReg, MRI, TRI); in selectCopy() local 245 if (DstSize > SrcSize && SrcRegBank.getID() == X86::GPRRegBankID && in selectCopy() 271 assert((DstSize == SrcSize || in selectCopy() 275 DstSize <= RBI.getSizeInBits(SrcReg, MRI, TRI))) && in selectCopy() 282 DstRegBank.getID() == X86::GPRRegBankID && SrcSize > DstSize && in selectCopy()
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineCasts.cpp | 1241 unsigned DstSize = CI.getType()->getScalarSizeInBits(); in visitZExt() local 1246 if (SrcSize < DstSize) { in visitZExt() 1253 if (SrcSize == DstSize) { in visitZExt() 1258 if (SrcSize > DstSize) { in visitZExt() 1260 APInt AndValue(APInt::getLowBitsSet(DstSize, MidSize)); in visitZExt()
|
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | BasicTTIImpl.h | 868 TypeSize DstSize = DstLT.second.getSizeInBits(); 884 SrcSize == DstSize) 940 if (SrcLT.first == DstLT.first && SrcSize == DstSize) {
|
/netbsd/external/apache2/llvm/dist/llvm/lib/IR/ |
H A D | Instructions.cpp | 2863 unsigned DstSize = DstTy->getScalarSizeInBits(); in isEliminableCastPair() local 2864 if (SrcSize == DstSize) in isEliminableCastPair() 2866 else if (SrcSize < DstSize) in isEliminableCastPair() 2879 unsigned DstSize = DstTy->getScalarSizeInBits(); in isEliminableCastPair() local 2880 if (SrcSize <= PtrSize && SrcSize == DstSize) in isEliminableCastPair()
|