Home
last modified time | relevance | path

Searched refs:LC_CURRENT_DATA_RATE_MASK (Results 1 – 9 of 9) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/radeon/
H A Dsid.h1541 # define LC_CURRENT_DATA_RATE_MASK (0x3 << 13) /* 0/1/2 = gen1/2/3 */ macro
H A Dcikd.h402 # define LC_CURRENT_DATA_RATE_MASK (0x3 << 13) /* 0/1/2 = gen1/2/3 */ macro
H A Dradeon_si.c7129 current_data_rate = (speed_cntl & LC_CURRENT_DATA_RATE_MASK) >> in si_pcie_gen3_enable()
H A Dradeon_si_dpm.c5741 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK; in si_get_current_pcie_speed()
H A Dradeon_ci_dpm.c4823 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK; in ci_get_current_pcie_speed()
H A Dradeon_cik.c9594 current_data_rate = (speed_cntl & LC_CURRENT_DATA_RATE_MASK) >> in cik_pcie_gen3_enable()
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_si.c1678 current_data_rate = (speed_cntl & LC_CURRENT_DATA_RATE_MASK) >> in si_pcie_gen3_enable()
H A Dsid.h1605 # define LC_CURRENT_DATA_RATE_MASK (0x3 << 13) /* 0/1/2 = gen1/2/3 */ macro
H A Damdgpu_si_dpm.c6195 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK; in si_get_current_pcie_speed()