/netbsd/external/gpl3/gdb/dist/sim/testsuite/sim/bfin/ |
H A D | a9.s | 18 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 19 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 20 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 21 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 22 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 32 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 33 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 34 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 35 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | a10.s | 19 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 20 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 21 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 22 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 23 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 33 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 34 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 35 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s13.s | 18 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 19 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 20 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 21 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 22 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 33 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 34 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 35 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s14.s | 16 R7 = 0; define 23 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 24 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 25 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 26 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 27 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 40 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 41 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 42 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s9.s | 17 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 18 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 19 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 20 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 21 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 30 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 31 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 32 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 33 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 34 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | a6.s | 17 R7 = 0; define 22 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 23 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 24 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 25 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 38 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 40 CC = AC0; R7 = CC; DBGA ( R7.L , 0x1 ); 67 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s18.s | 21 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 22 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 23 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 24 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 25 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 38 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 51 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | m2.s | 36 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 38 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 40 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 67 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 68 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 69 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 70 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 88 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s19.s | 22 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 23 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 24 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 25 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 26 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 38 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 40 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 41 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 54 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s15.s | 44 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 45 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 60 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 61 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 92 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 93 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 101 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 102 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 110 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 111 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); [all …]
|
H A D | dsp_a7.s | 18 R7 = 0; define 23 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 24 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 25 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 26 CC = AC0; R7 = CC; DBGA ( R7.L , 0x1 ); 38 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 40 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 41 CC = AC0; R7 = CC; DBGA ( R7.L , 0x1 ); 53 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | dsp_a4.s | 17 R7 = 0; define 22 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 23 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 24 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 25 CC = VS; R7 = CC; DBGA ( R7.L , 0x1 ); 26 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 37 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 38 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 39 CC = AC0; R7 = CC; DBGA ( R7.L , 0x1 ); [all …]
|
H A D | s16.s | 107 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 108 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 117 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 118 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 127 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 128 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 137 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 138 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 147 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 148 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
/netbsd/external/gpl3/gdb.old/dist/sim/testsuite/sim/bfin/ |
H A D | a9.s | 18 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 19 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 20 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 21 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 22 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 32 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 33 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 34 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 35 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | a10.s | 19 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 20 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 21 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 22 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 23 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 33 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 34 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 35 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s13.s | 18 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 19 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 20 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 21 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 22 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 33 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 34 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 35 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s14.s | 16 R7 = 0; define 23 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 24 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 25 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 26 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 27 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 40 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 41 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 42 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s9.s | 17 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 18 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 19 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 20 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 21 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 30 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 31 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 32 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 33 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 34 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | a6.s | 17 R7 = 0; define 22 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 23 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 24 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 25 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 38 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 40 CC = AC0; R7 = CC; DBGA ( R7.L , 0x1 ); 67 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s18.s | 21 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 22 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 23 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 24 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 25 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 38 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 51 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | m2.s | 36 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 37 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 38 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 40 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 67 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 68 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 69 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 70 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 88 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s19.s | 22 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 23 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 24 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 25 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 26 CC = AV1; R7 = CC; DBGA ( R7.L , 0x0 ); 38 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 40 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 41 CC = AV0; R7 = CC; DBGA ( R7.L , 0x0 ); 54 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | s15.s | 44 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 45 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 60 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 61 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 92 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 93 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 101 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 102 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 110 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 111 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); [all …]
|
H A D | dsp_a7.s | 18 R7 = 0; define 23 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 24 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 25 CC = V; R7 = CC; DBGA ( R7.L , 0x0 ); 26 CC = AC0; R7 = CC; DBGA ( R7.L , 0x1 ); 38 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 39 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 40 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 41 CC = AC0; R7 = CC; DBGA ( R7.L , 0x1 ); 53 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); [all …]
|
H A D | dsp_a4.s | 17 R7 = 0; define 22 CC = AZ; R7 = CC; DBGA ( R7.L , 0x0 ); 23 CC = AN; R7 = CC; DBGA ( R7.L , 0x1 ); 24 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 25 CC = VS; R7 = CC; DBGA ( R7.L , 0x1 ); 26 CC = AC0; R7 = CC; DBGA ( R7.L , 0x0 ); 36 CC = AZ; R7 = CC; DBGA ( R7.L , 0x1 ); 37 CC = AN; R7 = CC; DBGA ( R7.L , 0x0 ); 38 CC = V; R7 = CC; DBGA ( R7.L , 0x1 ); 39 CC = AC0; R7 = CC; DBGA ( R7.L , 0x1 ); [all …]
|