Home
last modified time | relevance | path

Searched refs:SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT (Results 1 – 9 of 9) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h558 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT … macro
H A Dsdma0_4_0_sh_mask.h559 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
H A Dsdma0_4_2_2_sh_mask.h565 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT … macro
H A Dsdma0_4_2_sh_mask.h559 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT … macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h988 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
H A Doss_2_4_sh_mask.h1074 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
H A Doss_3_0_1_sh_mask.h1092 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
H A Doss_3_0_sh_mask.h1598 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h267 #define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT … macro