Home
last modified time | relevance | path

Searched refs:SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT (Results 1 – 9 of 9) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h499 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT … macro
H A Dsdma0_4_0_sh_mask.h500 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
H A Dsdma0_4_2_2_sh_mask.h506 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT … macro
H A Dsdma0_4_2_sh_mask.h500 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT … macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h938 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
H A Doss_2_4_sh_mask.h1018 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
H A Doss_3_0_1_sh_mask.h1036 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
H A Doss_3_0_sh_mask.h1542 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT 0xd macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h208 #define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT … macro