Home
last modified time | relevance | path

Searched refs:TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK (Results 1 – 7 of 7) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h10680 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000000ffL macro
H A Dgfx_7_2_sh_mask.h13681 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff macro
H A Dgfx_8_1_sh_mask.h16173 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff macro
H A Dgfx_8_0_sh_mask.h15603 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x3ff macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h22074 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK macro
H A Dgc_9_1_sh_mask.h23385 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK macro
H A Dgc_9_2_1_sh_mask.h23380 #define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK macro