Home
last modified time | relevance | path

Searched refs:i915_reg_t (Results 1 – 25 of 70) sorted by relevance

123

/netbsd/sys/external/bsd/drm2/dist/drm/i915/
H A Dintel_uncore.h83 i915_reg_t r);
85 i915_reg_t r);
247 i915_reg_t reg,
255 i915_reg_t reg, in intel_wait_for_register()
265 i915_reg_t reg,
273 i915_reg_t reg, in intel_wait_for_register_fw()
286 i915_reg_t reg) { in __raw_uncore_read8()
290 i915_reg_t reg) { in __raw_uncore_read16()
294 i915_reg_t reg) { in __raw_uncore_read32()
298 i915_reg_t reg) { in __raw_uncore_read64()
[all …]
H A Di915_irq.h126 void gen3_irq_reset(struct intel_uncore *uncore, i915_reg_t imr,
127 i915_reg_t iir, i915_reg_t ier);
132 i915_reg_t imr, u32 imr_val,
133 i915_reg_t ier, u32 ier_val,
134 i915_reg_t iir);
H A Dintel_uncore.c946 static const i915_reg_t gen8_shadowed_regs[] = {
956 static const i915_reg_t gen11_shadowed_regs[] = {
1193 const i915_reg_t reg, in __unclaimed_reg_debug()
1207 const i915_reg_t reg, in unclaimed_reg_debug()
1460 i915_reg_t reg_set, in __fw_domain_init()
1461 i915_reg_t reg_ack) in __fw_domain_init()
1931 i915_reg_t offset_ldw;
1932 i915_reg_t offset_udw;
2025 i915_reg_t reg, in __intel_wait_for_register_fw()
2073 i915_reg_t reg, in __intel_wait_for_register()
[all …]
/netbsd/sys/external/bsd/drm2/dist/drm/i915/selftests/
H A Dintel_uncore.c70 const i915_reg_t *regs; in intel_shadow_table_check()
77 const i915_reg_t *reg; in intel_shadow_table_check()
197 i915_reg_t mmio = _MMIO(engine->mmio_base + r->offset); in live_forcewake_ops()
289 i915_reg_t reg = { offset }; in live_forcewake_domains()
300 i915_reg_t reg = { offset }; in live_forcewake_domains()
H A Dmock_uncore.c34 nop_write##x(struct intel_uncore *uncore, i915_reg_t reg, u##x val, bool trace) { }
41 nop_read##x(struct intel_uncore *uncore, i915_reg_t reg, bool trace) { return 0; }
/netbsd/sys/external/bsd/drm2/dist/drm/i915/gt/
H A Dintel_gt_pm_irq.c23 i915_reg_t reg; in write_pm_imr()
70 i915_reg_t reg = INTEL_GEN(gt->i915) >= 8 ? GEN8_GT_IIR(2) : GEN6_PMIIR; in gen6_gt_pm_reset_iir()
84 i915_reg_t reg; in write_pm_ier()
H A Dintel_rc6.h27 u64 intel_rc6_residency_ns(struct intel_rc6 *rc6, i915_reg_t reg);
28 u64 intel_rc6_residency_us(struct intel_rc6 *rc6, i915_reg_t reg);
H A Dselftest_workarounds.c187 i915_reg_t reg = i < engine->whitelist.count ? in get_whitelist_reg()
887 i915_reg_t reg;
892 i915_reg_t reg, in find_reg()
908 static bool pardon_reg(struct drm_i915_private *i915, i915_reg_t reg) in pardon_reg()
920 u32 a, u32 b, i915_reg_t reg) in result_eq()
931 static bool writeonly_reg(struct drm_i915_private *i915, i915_reg_t reg) in writeonly_reg()
942 u32 a, u32 b, i915_reg_t reg) in result_neq()
959 i915_reg_t reg)) in check_whitelisted_registers()
H A Dintel_gt.c136 static void rmw_set(struct intel_uncore *uncore, i915_reg_t reg, u32 set) in rmw_set()
141 static void rmw_clear(struct intel_uncore *uncore, i915_reg_t reg, u32 clr) in rmw_clear()
146 static void clear_register(struct intel_uncore *uncore, i915_reg_t reg) in clear_register()
227 i915_reg_t fault_reg, fault_data0_reg, fault_data1_reg; in gen8_check_faults()
H A Dintel_workarounds.c157 static void wa_add(struct i915_wa_list *wal, i915_reg_t reg, u32 mask, in wa_add()
171 wa_write_masked_or(struct i915_wa_list *wal, i915_reg_t reg, u32 mask, in wa_write_masked_or()
178 wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val) in wa_masked_en()
184 wa_write(struct i915_wa_list *wal, i915_reg_t reg, u32 val) in wa_write()
190 wa_write_or(struct i915_wa_list *wal, i915_reg_t reg, u32 val) in wa_write_or()
1082 whitelist_reg_ext(struct i915_wa_list *wal, i915_reg_t reg, u32 flags) in whitelist_reg_ext()
1099 whitelist_reg(struct i915_wa_list *wal, i915_reg_t reg) in whitelist_reg()
H A Dintel_workarounds_types.h17 i915_reg_t reg;
H A Dintel_rc6.c56 static inline void set(struct intel_uncore *uncore, i915_reg_t reg, u32 val) in set()
654 static u64 vlv_residency_raw(struct intel_uncore *uncore, const i915_reg_t reg) in vlv_residency_raw()
699 u64 intel_rc6_residency_ns(struct intel_rc6 *rc6, const i915_reg_t reg) in intel_rc6_residency_ns()
774 u64 intel_rc6_residency_us(struct intel_rc6 *rc6, i915_reg_t reg) in intel_rc6_residency_us()
/netbsd/sys/external/bsd/drm2/dist/drm/i915/display/
H A Dintel_sdvo.h25 i915_reg_t sdvo_reg, enum pipe *pipe);
27 i915_reg_t reg, enum port port);
H A Dintel_display_power.h145 i915_reg_t bios;
146 i915_reg_t driver;
147 i915_reg_t kvmr;
148 i915_reg_t debug;
H A Dintel_dsb.h49 void intel_dsb_reg_write(struct intel_dsb *dsb, i915_reg_t reg, u32 val);
50 void intel_dsb_indexed_reg_write(struct intel_dsb *dsb, i915_reg_t reg,
H A Dintel_vga.c19 static i915_reg_t intel_vga_cntrl_reg(struct drm_i915_private *i915) in intel_vga_cntrl_reg()
33 i915_reg_t vga_reg = intel_vga_cntrl_reg(dev_priv); in intel_vga_disable()
73 i915_reg_t vga_reg = intel_vga_cntrl_reg(dev_priv); in intel_vga_redisable_power_on()
H A Dintel_dvo_dev.h38 i915_reg_t dvo_reg;
39 i915_reg_t dvo_srcdim_reg;
H A Dintel_dvo.c197 i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg; in intel_disable_dvo()
211 i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg; in intel_enable_dvo()
290 i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg; in intel_dvo_pre_enable()
291 i915_reg_t dvo_srcdim_reg = intel_dvo->dev.dvo_srcdim_reg; in intel_dvo_pre_enable()
404 static enum port intel_dvo_port(i915_reg_t dvo_reg) in intel_dvo_port()
H A Dintel_display_types.h1174 i915_reg_t hdmi_reg;
1225 i915_reg_t output_reg;
1298 i915_reg_t dp_tp_ctl;
1299 i915_reg_t dp_tp_status;
1317 i915_reg_t (*aux_ch_ctl_reg)(struct intel_dp *dp);
1318 i915_reg_t (*aux_ch_data_reg)(struct intel_dp *dp, int index);
H A Dintel_dp.h45 i915_reg_t dp_reg, enum port port,
47 bool intel_dp_init(struct drm_i915_private *dev_priv, i915_reg_t output_reg,
H A Dintel_crt.h22 i915_reg_t adpa_reg, enum pipe *pipe);
H A Dintel_lvds.h22 i915_reg_t lvds_reg, enum pipe *pipe);
H A Dintel_dsb.c199 void intel_dsb_indexed_reg_write(struct intel_dsb *dsb, i915_reg_t reg, in intel_dsb_indexed_reg_write()
275 void intel_dsb_reg_write(struct intel_dsb *dsb, i915_reg_t reg, u32 val) in intel_dsb_reg_write()
/netbsd/sys/external/bsd/drm2/dist/drm/i915/gvt/
H A Dmmio_context.h43 i915_reg_t reg;
/netbsd/sys/external/bsd/drm2/dist/drm/i915/gt/uc/
H A Dintel_huc.h23 i915_reg_t reg;

123