Home
last modified time | relevance | path

Searched refs:mmSDMA0_GFX_RB_WPTR_POLL_CNTL (Results 1 – 12 of 12) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h220 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL … macro
H A Dsdma0_4_0_offset.h224 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL 0x0087 macro
H A Dsdma0_4_2_offset.h220 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL … macro
H A Dsdma0_4_2_2_offset.h224 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL … macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_sdma_v4_0.c98 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
142 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
163 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
260 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
1150 wptr_poll_cntl = RREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR_POLL_CNTL); in sdma_v4_0_gfx_resume()
1154 WREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, wptr_poll_cntl); in sdma_v4_0_gfx_resume()
H A Damdgpu_sdma_v5_0.c73 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
659 mmSDMA0_GFX_RB_WPTR_POLL_CNTL)); in sdma_v5_0_gfx_resume()
663 WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_POLL_CNTL), in sdma_v5_0_gfx_resume()
H A Damdgpu_sdma_v3_0.c728 wptr_poll_cntl = RREG32(mmSDMA0_GFX_RB_WPTR_POLL_CNTL + sdma_offsets[i]); in sdma_v3_0_gfx_resume()
740 WREG32(mmSDMA0_GFX_RB_WPTR_POLL_CNTL + sdma_offsets[i], wptr_poll_cntl); in sdma_v3_0_gfx_resume()
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h194 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL 0x3485 macro
H A Doss_3_0_1_d.h221 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL 0x3485 macro
H A Doss_2_0_d.h253 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL 0x3485 macro
H A Doss_3_0_d.h346 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL 0x3485 macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h215 #define mmSDMA0_GFX_RB_WPTR_POLL_CNTL … macro