Home
last modified time | relevance | path

Searched refs:pixclks_cntl (Results 1 – 4 of 4) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_legacy_crtc.c870 uint32_t pixclks_cntl = ((RREG32_PLL(RADEON_PIXCLKS_CNTL) & in radeon_set_pll() local
877 &pixclks_cntl); in radeon_set_pll()
932 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_set_pll()
934 uint32_t pixclks_cntl; in radeon_set_pll() local
938 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_set_pll()
940 &pll_fb_post_div, &pixclks_cntl); in radeon_set_pll()
1038 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_set_pll()
H A Dradeon_legacy_tv.c878 uint32_t *ppll_div_3, uint32_t *pixclks_cntl) in radeon_legacy_tv_adjust_pll1() argument
892 *pixclks_cntl &= ~(RADEON_PIX2CLK_SRC_SEL_MASK | RADEON_PIXCLK_TV_SRC_SEL); in radeon_legacy_tv_adjust_pll1()
893 *pixclks_cntl |= RADEON_PIX2CLK_SRC_SEL_P2PLLCLK; in radeon_legacy_tv_adjust_pll1()
898 uint32_t *p2pll_div_0, uint32_t *pixclks_cntl) in radeon_legacy_tv_adjust_pll2() argument
912 *pixclks_cntl &= ~RADEON_PIX2CLK_SRC_SEL_MASK; in radeon_legacy_tv_adjust_pll2()
913 *pixclks_cntl |= RADEON_PIX2CLK_SRC_SEL_P2PLLCLK | RADEON_PIXCLK_TV_SRC_SEL; in radeon_legacy_tv_adjust_pll2()
H A Dradeon_legacy_encoders.c63 uint32_t lvds_gen_cntl, lvds_pll_cntl, pixclks_cntl, disp_pwr_man; in radeon_legacy_lvds_update() local
122 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_lvds_update()
135 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_legacy_lvds_update()
1542 uint32_t gpiopad_a = 0, pixclks_cntl, tmp; in radeon_legacy_tv_dac_detect() local
1588 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_tv_dac_detect()
1605 tmp = pixclks_cntl & ~(RADEON_PIX2CLK_ALWAYS_ONb in radeon_legacy_tv_dac_detect()
1681 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_legacy_tv_dac_detect()
H A Dradeon_mode.h963 uint32_t *ppll_div_3, uint32_t *pixclks_cntl);
966 uint32_t *p2pll_div_0, uint32_t *pixclks_cntl);