Home
last modified time | relevance | path

Searched refs:qid (Results 1 – 25 of 92) sorted by relevance

1234

/netbsd/sys/dev/ic/
H A Dbcmgenetreg.h102 #define GENET_RX_DMA_WRITE_PTR_LO(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x00) argument
104 #define GENET_RX_DMA_PROD_INDEX(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x08) argument
105 #define GENET_RX_DMA_CONS_INDEX(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x0c) argument
111 #define GENET_RX_DMA_END_ADDR_LO(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x1c) argument
112 #define GENET_RX_DMA_END_ADDR_HI(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x20) argument
117 #define GENET_RX_DMA_READ_PTR_LO(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x2c) argument
118 #define GENET_RX_DMA_READ_PTR_HI(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x30) argument
123 #define GENET_TX_DMA_CONS_INDEX(qid) (GENET_TX_DMA_RINGBASE(qid) + 0x08) argument
124 #define GENET_TX_DMA_PROD_INDEX(qid) (GENET_TX_DMA_RINGBASE(qid) + 0x0c) argument
163 #define GENET_RX_DMA_CTRL_RBUF_EN(qid) __BIT((qid) + 1) argument
[all …]
H A Dbcmgenet.c493 WR4(sc, GENET_TX_DMA_CONS_INDEX(qid), 0); in genet_init_rings()
494 WR4(sc, GENET_TX_DMA_PROD_INDEX(qid), 0); in genet_init_rings()
495 WR4(sc, GENET_TX_DMA_RING_BUF_SIZE(qid), in genet_init_rings()
500 WR4(sc, GENET_TX_DMA_END_ADDR_LO(qid), in genet_init_rings()
508 genet_set_txthresh(sc, qid, 10); in genet_init_rings()
526 WR4(sc, GENET_RX_DMA_PROD_INDEX(qid), 0); in genet_init_rings()
527 WR4(sc, GENET_RX_DMA_CONS_INDEX(qid), 0); in genet_init_rings()
528 WR4(sc, GENET_RX_DMA_RING_BUF_SIZE(qid), in genet_init_rings()
533 WR4(sc, GENET_RX_DMA_END_ADDR_LO(qid), in genet_init_rings()
546 genet_set_rxthresh(sc, qid, 57, 10); in genet_init_rings()
[all …]
H A Drt2860reg.h48 #define RT2860_TX_BASE_PTR(qid) (0x0230 + (qid) * 16) argument
49 #define RT2860_TX_MAX_CNT(qid) (0x0234 + (qid) * 16) argument
50 #define RT2860_TX_CTX_IDX(qid) (0x0238 + (qid) * 16) argument
51 #define RT2860_TX_DTX_IDX(qid) (0x023c + (qid) * 16) argument
67 #define RT2860_TXQ_IO(qid) (0x041c + (qid) * 4) argument
351 #define RT2860_WRITE_TXQ(qid) (1U << (11 - (qid))) argument
355 #define RT2860_READ_TXQ(qid) (1U << (3 - (qid)) argument
H A Dathn.c385 int qid; in athn_detach() local
391 for (qid = 0; qid < ATHN_QID_COUNT; qid++) in athn_detach()
917 for (qid = 0; qid < ATHN_QID_COUNT; qid++) in athn_set_chan()
960 for (qid = 0; qid < ATHN_QID_COUNT; qid++) in athn_switch_chan()
962 for (qid = 0; qid < ATHN_QID_COUNT; qid++) in athn_switch_chan()
1908 int qid; in athn_init_tx_queues() local
1910 for (qid = 0; qid < ATHN_QID_COUNT; qid++) { in athn_init_tx_queues()
2572 int aci, qid; in athn_updateedca() local
2946 int qid; in athn_stop() local
2969 for (qid = 0; qid < ATHN_QID_COUNT; qid++) in athn_stop()
[all …]
H A Dathnreg.h504 #define AR_IMR_S0_QCU_TXOK(qid) (1 << (qid)) argument
505 #define AR_IMR_S0_QCU_TXDESC(qid) (1 << (16 + (qid))) argument
508 #define AR_IMR_S1_QCU_TXERR(qid) (1 << (qid)) argument
509 #define AR_IMR_S1_QCU_TXEOL(qid) (1 << (16 + (qid))) argument
512 #define AR_IMR_S2_QCU_TXURN(qid) (1 << (qid)) argument
524 #define AR_IMR_S3_QCU_QCBROVF(qid) (1 << (qid)) argument
525 #define AR_IMR_S3_QCU_QCBRURN(qid) (1 << (16 + (qid))) argument
528 #define AR_IMR_S4_QCU_QTRIG(qid) (1 << (qid)) argument
/netbsd/sys/dev/pci/
H A Dnvme_pci.c326 KASSERT(sc->sc_ih[qid] == NULL); in nvme_pci_intr_establish()
340 if (qid == NVME_ADMIN_Q) { in nvme_pci_intr_establish()
345 device_xname(sc->sc_dev), qid); in nvme_pci_intr_establish()
355 if (sc->sc_ih[qid] == NULL) { in nvme_pci_intr_establish()
365 if (sc->sc_softih[qid] == NULL) { in nvme_pci_intr_establish()
367 sc->sc_ih[qid] = NULL; in nvme_pci_intr_establish()
379 } else if (qid == NVME_ADMIN_Q) { in nvme_pci_intr_establish()
390 affinity_to = (qid - 1) % ncpu; in nvme_pci_intr_establish()
409 KASSERT(sc->sc_ih[qid] != NULL); in nvme_pci_intr_disestablish()
413 sc->sc_softih[qid] = NULL; in nvme_pci_intr_disestablish()
[all …]
H A Dif_wpireg.h60 #define WPI_TX_CTL(qid) (0x940 + (qid) * 8) argument
61 #define WPI_TX_BASE(qid) (0x944 + (qid) * 8) argument
62 #define WPI_TX_DESC(qid) (0x980 + (qid) * 80) argument
69 #define WPI_TX_CONFIG(qid) (0xd00 + (qid) * 32) argument
70 #define WPI_TX_CREDIT(qid) (0xd04 + (qid) * 32) argument
71 #define WPI_TX_STATE(qid) (0xd08 + (qid) * 32) argument
164 #define WPI_TX_IDLE(qid) (1 << ((qid) + 24) | 1 << ((qid) + 16)) argument
214 uint8_t qid; member
267 uint8_t qid; member
H A Dvirtio_pci.c849 for (qid = 0; qid < sc->sc_nvqs; qid++) { in virtio_pci_setup_interrupts_10()
853 vector += qid; in virtio_pci_setup_interrupts_10()
891 for (qid = 0; qid < sc->sc_nvqs; qid++) { in virtio_pci_setup_interrupts_09()
899 vector += qid; in virtio_pci_setup_interrupts_09()
927 int idx, qid, n; in virtio_pci_establish_msix_interrupts() local
945 for (qid = 0; qid < sc->sc_nvqs; qid++) { in virtio_pci_establish_msix_interrupts()
946 n = idx + qid; in virtio_pci_establish_msix_interrupts()
988 for (qid = 0; qid < sc->sc_nvqs; qid++) { in virtio_pci_establish_msix_interrupts()
989 n = idx + qid; in virtio_pci_establish_msix_interrupts()
1023 for (qid = 0; qid < sc->sc_nvqs; qid++) { in virtio_pci_establish_msix_interrupts()
[all …]
H A Dif_iwnreg.h100 #define IWN_FH_TFBD_CTRL0(qid) (0x1900 + (qid) * 8) argument
101 #define IWN_FH_TFBD_CTRL1(qid) (0x1904 + (qid) * 8) argument
103 #define IWN_FH_SRAM_ADDR(qid) (0x19a4 + (qid) * 4) argument
104 #define IWN_FH_CBBC_QUEUE(qid) (0x19d0 + (qid) * 4) argument
110 #define IWN_FH_TX_CONFIG(qid) (0x1d00 + (qid) * 32) argument
111 #define IWN_FH_TXBUF_STATUS(qid) (0x1d08 + (qid) * 32) argument
139 #define IWN4965_SCHED_QUEUE_OFFSET(qid) (0x380 + (qid) * 8) argument
140 #define IWN4965_SCHED_TRANS_TBL(qid) (0x500 + (qid) * 2) argument
143 #define IWN5000_SCHED_QUEUE_OFFSET(qid) (0x600 + (qid) * 8) argument
144 #define IWN5000_SCHED_TRANS_TBL(qid) (0x7e0 + (qid) * 2) argument
[all …]
H A Dif_iwn.c932 for (qid = 0; qid < sc->ntxqs; qid++) in iwn_detach()
1459 ring->qid = qid; in iwn_alloc_tx_ring()
2717 for (qid = 0; qid < sc->ntxqs; qid++) { in iwn_wakeup_intr()
3053 cmd->qid = ring->qid; in iwn_tx()
3461 cmd->qid = ring->qid; in iwn_cmd()
5493 for (qid = 0; qid < IWN4965_NTXQUEUES; qid++) { in iwn4965_post_alive()
5512 for (qid = 0; qid < 7; qid++) { in iwn4965_post_alive()
5550 for (qid = 0; qid < IWN5000_NTXQUEUES; qid++) { in iwn5000_post_alive()
5568 for (qid = 0; qid < 7; qid++) { in iwn5000_post_alive()
6319 for (qid = 0; qid < sc->ntxqs; qid++) { in iwn_hw_init()
[all …]
H A Dif_vioif.c836 int qid; in vioif_transmit() local
839 netq = &sc->sc_netqs[qid]; in vioif_transmit()
1166 for (qid = 0; qid < netq_num; qid++) { in vioif_alloc_mems()
1205 for (qid = 0; qid < netq_num; qid++) { in vioif_alloc_mems()
1235 for (qid = 0; qid < netq_num; qid++) { in vioif_alloc_mems()
1248 for (qid = 0; qid < netq_num; qid++) { in vioif_alloc_mems()
1257 for (qid = 0; qid < netq_num; qid++) { in vioif_alloc_mems()
1371 for (qid = 0; qid < netq_num; qid++) { in vioif_alloc_mems()
1462 netq = &sc->sc_netqs[qid]; in vioif_netqueue_init()
1463 vq = &sc->sc_vqs[qid]; in vioif_netqueue_init()
[all …]
H A Dif_ena.c540 uint16_t qid) in ena_init_io_rings_common() argument
543 ring->qid = qid; in ena_init_io_rings_common()
1146 rx_ring->qid); in ena_refill_rx_bufs()
1262 qid, i); in ena_free_tx_bufs()
1267 qid, i); in ena_free_tx_bufs()
1357 ctx.qid = ena_qid; in ena_create_io_queues()
1738 unsigned int qid; in ena_rx_cleanup() local
1910 int qid, ena_qid; in ena_cleanup() local
1920 qid = que->id; in ena_cleanup()
3200 int qid, rc, i;
[all …]
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdkfd/
H A Dkfd_process_queue_manager.c51 unsigned int *qid) in find_available_queue_slot() argument
67 *qid = found; in find_available_queue_slot()
92 pqn = get_queue_by_qid(pqm, qid); in pqm_set_gws()
182 q_properties->queue_id = qid; in init_user_queue()
200 unsigned int *qid, in pqm_create_queue() argument
358 pqn = get_queue_by_qid(pqm, qid); in pqm_destroy_queue()
425 pqn = get_queue_by_qid(pqm, qid); in pqm_update_queue()
450 pqn = get_queue_by_qid(pqm, qid); in pqm_set_cu_mask()
474 unsigned int qid) in pqm_get_kernel_queue() argument
486 unsigned int qid, in pqm_get_wave_state() argument
[all …]
/netbsd/external/mpl/bind/dist/lib/dns/
H A Ddispatch.c77 dns_qid_t *qid; member
228 dns_qid_t *qid; member
1049 qid = mgr->qid; in udp_recv()
1347 qid = disp->qid; in tcp_recv()
2124 qid = isc_mem_get(mgr->mctx, sizeof(*qid)); in qid_allocate()
2147 *qidp = qid; in qid_allocate()
2156 qid = *qidp; in qid_destroy()
2169 isc_mem_put(mctx, qid, sizeof(*qid)); in qid_destroy()
3034 inc_stats(disp->mgr, (qid == disp->mgr->qid) in dns_dispatch_addresponse()
3057 (qid == disp->mgr->qid) in dns_dispatch_addresponse()
[all …]
/netbsd/sys/arch/arm/apple/
H A Dapple_nvme.c221 ptr += qid * ANS_NVMMU_TCB_PITCH; in nvme_ans_tcb()
285 KASSERT(sc->sc_ih[qid] == NULL); in apple_nvme_intr_establish()
293 if (sc->sc_ih[qid] == NULL) { in apple_nvme_intr_establish()
300 sc->sc_softih[qid] = softint_establish( in apple_nvme_intr_establish()
303 if (sc->sc_softih[qid] == NULL) { in apple_nvme_intr_establish()
305 sc->sc_ih[qid] = NULL; in apple_nvme_intr_establish()
315 } else if (qid == NVME_ADMIN_Q) { in apple_nvme_intr_establish()
332 KASSERT(sc->sc_ih[qid] != NULL); in apple_nvme_intr_disestablish()
335 softint_disestablish(sc->sc_softih[qid]); in apple_nvme_intr_disestablish()
336 sc->sc_softih[qid] = NULL; in apple_nvme_intr_disestablish()
[all …]
/netbsd/external/ibm-public/postfix/dist/
H A Dpflogsumm_quickfix.txt19 ! unless((($cmd, $qid) = $logRmdr =~ m#^(?:postfix|$syslogName)/([^\[:]*).*?: ([^:\s]+)#o) == 2…
20 … (($cmd, $qid) = $logRmdr =~ m#^((?:postfix)(?:-script)?)(?:\[\d+\])?: ([^:\s]+)#o) == 2)
27 ! unless((($cmd, $qid) = $logRmdr =~ m#^(?:postfix|$syslogName)(?:/(?:smtps|submission))?/([^\[…
28 … (($cmd, $qid) = $logRmdr =~ m#^((?:postfix)(?:-script)?)(?:\[\d+\])?: ([^:\s]+)#o) == 2)
41 ! unless((($cmd, $qid) = $logRmdr =~ m#^(?:postfix|$syslogName)/([^\[:]*).*?: ([^:\s]+)#o) == 2…
42 … (($cmd, $qid) = $logRmdr =~ m#^((?:postfix)(?:-script)?)(?:\[\d+\])?: ([^:\s]+)#o) == 2)
49 ! unless((($cmd, $qid) = $logRmdr =~ m#^(?:postfix|$syslogName)(?:/(?:smtps|submission))?/([^\[…
50 … (($cmd, $qid) = $logRmdr =~ m#^((?:postfix)(?:-script)?)(?:\[\d+\])?: ([^:\s]+)#o) == 2)
/netbsd/external/mpl/bind/dist/bin/tests/system/pipelined/ans5/
H A Dans.py148 qid = struct.unpack(">H", data[:2])[0]
149 log("Received a query from %s, queryid %d" % (str(addr), qid))
150 self.qid_mapping[qid] = addr
155 qid = struct.unpack(">H", data[:2])[0]
156 dst = self.qid_mapping.get(qid)
161 % (str(addr), qid, str(dst))
165 qid = struct.unpack(">H", data[:2])[0]
166 log("Sending a query to %s, queryid %d" % (str(self.dst), qid))
/netbsd/usr.sbin/puffs/mount_9p/
H A Dsubr.c44 qid2vattr(struct vattr *vap, const struct qid9p *qid) in qid2vattr() argument
47 vap->va_fileid = qid->qidpath; in qid2vattr()
48 vap->va_gen = qid->qidvers; in qid2vattr()
49 if (qid->qidtype & P9PROTO_QID_TYPE_DIR) in qid2vattr()
85 newp9pnode_qid(struct puffs_usermount *pu, const struct qid9p *qid, in newp9pnode_qid() argument
92 qid2vattr(&pn->pn_va, qid); in newp9pnode_qid()
H A Dnineproto.c46 proto_getqid(struct puffs_framebuf *pb, struct qid9p *qid) in proto_getqid() argument
52 p9pbuf_get_1(pb, &qid->qidtype); in proto_getqid()
53 p9pbuf_get_4(pb, &qid->qidvers); in proto_getqid()
54 p9pbuf_get_8(pb, &qid->qidpath); in proto_getqid()
125 struct qid9p qid; in proto_getstat() local
142 GETFIELD(proto_getqid, &qid, 13); in proto_getstat()
163 qid2vattr(vap, &qid); in proto_getstat()
405 uint8_t op, struct qid9p *qid) in proto_expect_qid() argument
410 return proto_getqid(pb, qid); in proto_expect_qid()
/netbsd/usr.sbin/altq/altqstat/
H A Dqdisc_wfq.c52 int qid; member
79 wfq_stats.qid = i; in wfq_stat_loop()
105 wfq_stats.qid = i; in wfq_stat_loop()
109 qinfo[i].qid = i; in wfq_stat_loop()
149 top[j]->qid, in wfq_stat_loop()
/netbsd/external/bsd/unbound/dist/services/
H A Dmesh.h226 uint16_t qid; member
254 uint16_t qid; member
304 struct edns_data* edns, struct comm_reply* rep, uint16_t qid,
326 uint16_t qid, mesh_cb_func_type cb, void* cb_arg, int rpz_passthru);
548 struct comm_reply* rep, uint16_t qid, uint16_t qflags,
565 uint16_t qid, uint16_t qflags);
/netbsd/sys/altq/
H A Daltq_wfq.h51 u_long qid; member
56 int qid; member
69 int qid; member
H A Daltq_priq.c175 if (a->qid == 0) in priq_add_queue()
179 if (clh_to_clp(pif, a->qid) != NULL) in priq_add_queue()
183 a->pq_u.priq_opts.flags, a->qid); in priq_add_queue()
199 if ((cl = clh_to_clp(pif, a->qid)) == NULL) in priq_remove_queue()
216 if ((cl = clh_to_clp(pif, a->qid)) == NULL) in priq_getqstats()
284 priq_class_create(struct priq_if *pif, int pri, int qlimit, int flags, int qid) in priq_class_create() argument
339 cl->cl_handle = qid; in priq_class_create()
446 cl = clh_to_clp(pif, ((struct altq_tag *)(t+1))->qid); in priq_enqueue()
842 int qid; in priqcmd_add_class() local
852 qid = ap->pri + 1; in priqcmd_add_class()
[all …]
/netbsd/usr.sbin/mrouted/
H A Dprune.h76 u_int qid : 24; /* traceroute query id */ member
82 u_int qid : 24; /* traceroute query id */ member
88 #define tr_qid q.qid
/netbsd/external/bsd/unbound/dist/contrib/
H A Dredirect-bogus.patch87 + LDNS_RCODE_NOERROR, &m->s.qinfo, r->qid,
94 + LDNS_RCODE_NOERROR, &m->s.qinfo, r->qid,
110 + &m->s.qinfo, r->qid, r->qflags, &r->edns);
113 - r->qid, r->qflags, &r->edns);
263 + uint16_t qid, uint16_t qflags, struct edns_data* edns, char* data)
273 + return error_encode(buf, LDNS_RCODE_NOERROR, qinfo, qid, qflags, edns);
276 + sldns_buffer_write(buf, &qid, sizeof(uint16_t));
326 uint16_t qid, uint16_t qflags, struct edns_data* edns);
337 + * @param qid: query ID to set in packet. network order.
343 + uint16_t qid, uint16_t qflags, struct edns_data* edns, char* address);

1234