Searched refs:CSNEG (Results 1 – 14 of 14) sorted by relevance
/openbsd/gnu/llvm/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.h | 322 CSNEG, // Conditional select negate. enumerator
|
H A D | ARMISelLowering.cpp | 1872 MAKE_CASE(ARMISD::CSNEG) in getTargetNodeName() 5444 Opcode = ARMISD::CSNEG; in LowerSELECT_CC() 18727 case ARMISD::CSNEG: in PerformDAGCombine() 19936 case ARMISD::CSNEG: { in computeKnownBitsForTargetNode() 19949 else if (Op.getOpcode() == ARMISD::CSNEG) in computeKnownBitsForTargetNode()
|
H A D | ARMInstrInfo.td | 119 def ARMcsneg : SDNode<"ARMISD::CSNEG", SDT_ARMCSel, [SDNPOptInGlue]>;
|
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/ |
H A D | AArch64SchedThunderX2T99.td | 436 "CSNEG(W|X)r")>; 458 "CSNEG(W|X)r")>; 477 "CSNEG(W|X)r")>;
|
H A D | AArch64SchedThunderX3T110.td | 696 "CSNEG(W|X)r")>; 718 "CSNEG(W|X)r")>; 737 "CSNEG(W|X)r")>;
|
H A D | AArch64ISelLowering.h | 84 CSNEG, // Conditional select negate. enumerator
|
H A D | AArch64SchedA64FX.td | 613 "CSNEG(W|X)r")>; 633 "CSNEG(W|X)r")>; 650 "CSNEG(W|X)r")>;
|
H A D | AArch64SchedCyclone.td | 149 // CSEL,CSINC,CSINV,CSNEG
|
H A D | AArch64SchedTSV110.td | 404 def : InstRW<[TSV110Wr_1cyc_1ALUAB], (instregex "^(CSEL|CSINC|CSINV|CSNEG)(W|X)r$")>;
|
H A D | AArch64SchedAmpere1.td | 948 (instregex "(CSEL|CSINC|CSINV|CSNEG)(X|W)")>;
|
H A D | AArch64SchedFalkorDetails.td | 894 def : InstRW<[FalkorWr_1XYZ_1cyc], (instregex "^(CSEL|CSINC|CSINV|CSNEG)(W|X)r$")>;
|
H A D | AArch64ISelLowering.cpp | 2304 MAKE_CASE(AArch64ISD::CSNEG) in getTargetNodeName() 9069 Opcode = AArch64ISD::CSNEG; in LowerSELECT_CC() 9129 } else if (Opcode == AArch64ISD::CSNEG && RHSVal && RHSVal->isOne()) { in LowerSELECT_CC() 15347 CSNeg = DAG.getNode(AArch64ISD::CSNEG, DL, VT, And, And, CCVal, Cmp); in BuildSREMPow2() 15358 CSNeg = DAG.getNode(AArch64ISD::CSNEG, DL, VT, AndPos, AndNeg, CCVal, in BuildSREMPow2() 17177 LHS.getOpcode() != AArch64ISD::CSNEG) { in performAddCSelIntoCSinc() 17180 LHS.getOpcode() != AArch64ISD::CSNEG) { in performAddCSelIntoCSinc() 17200 !(LHS.getOpcode() == AArch64ISD::CSNEG && in performAddCSelIntoCSinc() 17213 if (LHS.getOpcode() == AArch64ISD::CSNEG && CTVal->isOne() && in performAddCSelIntoCSinc() 17229 (LHS.getOpcode() == AArch64ISD::CSNEG && CFVal->isAllOnes())) && in performAddCSelIntoCSinc()
|
H A D | AArch64SchedKryoDetails.td | 549 (instregex "(CSINC|CSNEG)(W|X)r")>;
|
H A D | AArch64InstrInfo.td | 607 def AArch64csneg : SDNode<"AArch64ISD::CSNEG", SDT_AArch64CSel>; 2440 defm CSNEG : CondSelectOp<1, 0b01, "csneg", ineg>;
|