Home
last modified time | relevance | path

Searched refs:D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK (Results 1 – 19 of 19) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h2553 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK 0x00000200L macro
H A Ddce_8_0_sh_mask.h11069 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK 0x200 macro
H A Ddce_10_0_sh_mask.h11453 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK 0x200 macro
H A Ddce_11_0_sh_mask.h11265 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK 0x200 macro
H A Ddce_11_2_sh_mask.h12519 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK 0x200 macro
H A Ddce_12_0_sh_mask.h2309 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h346 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_1_0_sh_mask.h1755 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_2_1_0_sh_mask.h256 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_0_1_sh_mask.h653 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_2_1_sh_mask.h4544 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_1_2_sh_mask.h7309 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_1_5_sh_mask.h5249 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_1_4_sh_mask.h7894 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_1_6_sh_mask.h7966 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_0_2_sh_mask.h359 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_2_0_0_sh_mask.h359 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_0_0_sh_mask.h340 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro
H A Ddcn_3_2_0_sh_mask.h4543 #define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK macro