Home
last modified time | relevance | path

Searched refs:DppCtrl (Results 1 – 5 of 5) sorted by relevance

/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUInstPrinter.cpp932 } else if (Imm <= DppCtrl::QUAD_PERM_LAST) { in printDPPCtrl()
939 (Imm <= DppCtrl::ROW_SHL_LAST)) { in printDPPCtrl()
943 (Imm <= DppCtrl::ROW_SHR_LAST)) { in printDPPCtrl()
947 (Imm <= DppCtrl::ROW_ROR_LAST)) { in printDPPCtrl()
950 } else if (Imm == DppCtrl::WAVE_SHL1) { in printDPPCtrl()
956 } else if (Imm == DppCtrl::WAVE_ROL1) { in printDPPCtrl()
962 } else if (Imm == DppCtrl::WAVE_SHR1) { in printDPPCtrl()
968 } else if (Imm == DppCtrl::WAVE_ROR1) { in printDPPCtrl()
974 } else if (Imm == DppCtrl::ROW_MIRROR) { in printDPPCtrl()
978 } else if (Imm == DppCtrl::BCAST15) { in printDPPCtrl()
[all …]
/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DGCNDPPCombine.cpp506 auto *DppCtrl = TII->getNamedOperand(MovMI, AMDGPU::OpName::dpp_ctrl); in combineDPPMov() local
507 assert(DppCtrl && DppCtrl->isImm()); in combineDPPMov()
508 if (!AMDGPU::isLegal64BitDPPControl(DppCtrl->getImm())) { in combineDPPMov()
H A DSIInstrInfo.cpp4660 if (DC == DppCtrl::DPP_UNUSED1 || DC == DppCtrl::DPP_UNUSED2 || in verifyInstruction()
4661 DC == DppCtrl::DPP_UNUSED3 || DC > DppCtrl::DPP_LAST || in verifyInstruction()
4662 (DC >= DppCtrl::DPP_UNUSED4_FIRST && DC <= DppCtrl::DPP_UNUSED4_LAST) || in verifyInstruction()
4663 (DC >= DppCtrl::DPP_UNUSED5_FIRST && DC <= DppCtrl::DPP_UNUSED5_LAST) || in verifyInstruction()
4664 (DC >= DppCtrl::DPP_UNUSED6_FIRST && DC <= DppCtrl::DPP_UNUSED6_LAST) || in verifyInstruction()
4665 (DC >= DppCtrl::DPP_UNUSED7_FIRST && DC <= DppCtrl::DPP_UNUSED7_LAST) || in verifyInstruction()
4666 (DC >= DppCtrl::DPP_UNUSED8_FIRST && DC <= DppCtrl::DPP_UNUSED8_LAST)) { in verifyInstruction()
4670 if (DC >= DppCtrl::WAVE_SHL1 && DC <= DppCtrl::WAVE_ROR1 && in verifyInstruction()
4676 if (DC >= DppCtrl::BCAST15 && DC <= DppCtrl::BCAST31 && in verifyInstruction()
4682 if (DC >= DppCtrl::ROW_SHARE_FIRST && DC <= DppCtrl::ROW_XMASK_LAST && in verifyInstruction()
[all …]
H A DSIDefines.h801 enum DppCtrl : unsigned { enum
/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp8407 return (Imm >= DppCtrl::QUAD_PERM_FIRST && Imm <= DppCtrl::QUAD_PERM_LAST) || in isDPPCtrl()
8408 (Imm >= DppCtrl::ROW_SHL_FIRST && Imm <= DppCtrl::ROW_SHL_LAST) || in isDPPCtrl()
8409 (Imm >= DppCtrl::ROW_SHR_FIRST && Imm <= DppCtrl::ROW_SHR_LAST) || in isDPPCtrl()
8410 (Imm >= DppCtrl::ROW_ROR_FIRST && Imm <= DppCtrl::ROW_ROR_LAST) || in isDPPCtrl()
8417 (Imm == DppCtrl::BCAST15) || in isDPPCtrl()
8418 (Imm == DppCtrl::BCAST31) || in isDPPCtrl()
8419 (Imm >= DppCtrl::ROW_SHARE_FIRST && Imm <= DppCtrl::ROW_SHARE_LAST) || in isDPPCtrl()
8420 (Imm >= DppCtrl::ROW_XMASK_FIRST && Imm <= DppCtrl::ROW_XMASK_LAST); in isDPPCtrl()
8633 Val = (Val == 15)? DppCtrl::BCAST15 : DppCtrl::BCAST31; in parseDPPCtrlSel()
8662 Val = DppCtrl::ROW_MIRROR; in parseDPPCtrl()
[all …]