Home
last modified time | relevance | path

Searched refs:FSUB (Results 1 – 25 of 69) sorted by relevance

123

/openbsd/bin/pax/
H A Doptions.c169 FSUB fsub[] = {
492 for (i = 0; i < sizeof(fsub)/sizeof(FSUB); ++i) in pax_options()
496 if (i < sizeof(fsub)/sizeof(FSUB)) { in pax_options()
503 for (i = 0; i < (sizeof(fsub)/sizeof(FSUB)); ++i) in pax_options()
873 for (i = 0; i < sizeof(fsub)/sizeof(FSUB); ++i) in tar_options()
877 if (i < sizeof(fsub)/sizeof(FSUB)) { in tar_options()
883 for (i = 0; i < (sizeof(fsub)/sizeof(FSUB)); ++i) in tar_options()
1364 for (i = 0; i < sizeof(fsub)/sizeof(FSUB); ++i) in cpio_options()
1368 if (i < sizeof(fsub)/sizeof(FSUB)) { in cpio_options()
1374 for (i = 0; i < (sizeof(fsub)/sizeof(FSUB)); ++i) in cpio_options()
H A Dextern.h169 extern FSUB fsub[];
191 extern FSUB *frmt;
H A Dpax.h215 } FSUB; typedef
H A Dpax.c65 FSUB *frmt = NULL; /* archive format type */
H A Dar_subs.c626 FSUB *orgfrmt; in append()
/openbsd/gnu/usr.bin/binutils-2.17/opcodes/
H A Dm88k-dis.c184 …{0x84003000,"fsub.sss ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {5,1,PFLT,FSUB ,0,1,1,1,0…
185 …{0x84003080,"fsub.ssd ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
186 …{0x84003200,"fsub.sds ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
187 …{0x84003280,"fsub.sdd ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
188 …{0x84003020,"fsub.dss ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
189 …{0x840030a0,"fsub.dsd ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
190 …{0x84003220,"fsub.dds ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
191 …{0x840032a0,"fsub.ddd ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
/openbsd/gnu/usr.bin/binutils/opcodes/
H A Dm88k-dis.c189 …{0x84003000,"fsub.sss ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {5,1,PFLT,FSUB ,0,1,1,1,0…
190 …{0x84003080,"fsub.ssd ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
191 …{0x84003200,"fsub.sds ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
192 …{0x84003280,"fsub.sdd ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
193 …{0x84003020,"fsub.dss ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
194 …{0x840030a0,"fsub.dsd ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
195 …{0x84003220,"fsub.dds ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
196 …{0x840032a0,"fsub.ddd ",{21,5,REG} ,{16,5,REG} ,{0,5,REG} , {6,2,PFLT,FSUB ,0,1,1,1,0…
/openbsd/gnu/gcc/gcc/config/sh/
H A Dsh4a.md175 ;; FCMP/GT, FADD, FLOAT, FMAC, FMUL, FSUB, FTRC, FRVHG, FSCHG
205 ;; Double-precision floating-point (FADD,FMUL,FSUB)
H A Dsh4.md394 ;; FCMP/GT, FADD, FLOAT, FMAC, FMUL, FSUB, FTRC, FRVHG, FSCHG
433 ;; Double-precision floating-point (FADD,FMUL,FSUB)
/openbsd/gnu/usr.bin/binutils/include/opcode/
H A Dm88k.h342 #define FSUB NOP +2 macro
/openbsd/gnu/usr.bin/binutils-2.17/include/opcode/
H A Dm88k.h343 #define FSUB NOP +2 macro
/openbsd/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCSchedPredicates.td83 FSUB,
/openbsd/gnu/llvm/llvm/lib/Target/VE/
H A DVVPNodes.def113 ADD_BINARY_VVP_OP_COMPACT(FSUB) REGISTER_PACKED(VVP_FSUB)
/openbsd/gnu/llvm/llvm/lib/Target/X86/
H A DX86TargetTransformInfo.cpp1042 { ISD::FSUB, MVT::v2f64, { 2, 4, 1, 1 } }, // subpd in getArithmeticInstrCost()
1102 { ISD::FSUB, MVT::f64, { 1, 4, 1, 1 } }, // vsubsd in getArithmeticInstrCost()
1103 { ISD::FSUB, MVT::f32, { 1, 4, 1, 1 } }, // vsubss in getArithmeticInstrCost()
1104 { ISD::FSUB, MVT::v2f64, { 1, 4, 1, 1 } }, // vsubpd in getArithmeticInstrCost()
1105 { ISD::FSUB, MVT::v4f32, { 1, 4, 1, 1 } }, // vsubps in getArithmeticInstrCost()
1106 { ISD::FSUB, MVT::v4f64, { 1, 4, 1, 2 } }, // vsubpd in getArithmeticInstrCost()
1107 { ISD::FSUB, MVT::v8f32, { 1, 4, 1, 2 } }, // vsubps in getArithmeticInstrCost()
1235 { ISD::FSUB, MVT::f64, { 1, 3, 1, 1 } }, // Nehalem from http://www.agner.org/ in getArithmeticInstrCost()
1236 { ISD::FSUB, MVT::f32 , { 1, 3, 1, 1 } }, // Nehalem from http://www.agner.org/ in getArithmeticInstrCost()
1392 { ISD::FSUB, MVT::f64, { 2, 3, 1, 1 } }, // (x87) in getArithmeticInstrCost()
[all …]
H A DX86IntrinsicsInfo.h930 X86_INTRINSIC_DATA(avx512_sub_pd_512, INTR_TYPE_2OP, ISD::FSUB, X86ISD::FSUB_RND),
931 X86_INTRINSIC_DATA(avx512_sub_ps_512, INTR_TYPE_2OP, ISD::FSUB, X86ISD::FSUB_RND),
1209 X86_INTRINSIC_DATA(avx512fp16_sub_ph_512, INTR_TYPE_2OP, ISD::FSUB, X86ISD::FSUB_RND),
/openbsd/gnu/llvm/llvm/include/llvm/IR/
H A DConstrainedOps.def53 DAG_INSTRUCTION(FSub, 2, 1, experimental_constrained_fsub, FSUB)
/openbsd/gnu/llvm/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h391 FSUB, enumerator
/openbsd/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorOps.cpp328 case ISD::FSUB: in LegalizeOp()
775 case ISD::FSUB: in Expand()
1491 if (TLI.isOperationLegalOrCustom(ISD::FSUB, Node->getValueType(0))) { in ExpandFNEG()
1495 return DAG.getNode(ISD::FSUB, DL, Node->getValueType(0), Zero, in ExpandFNEG()
H A DSelectionDAGBuilder.cpp4982 SDValue X = DAG.getNode(ISD::FSUB, dl, MVT::f32, t0, t1); in getLimitedPrecisionExp2()
5120 LogOfMantissa = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog()
5137 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog()
5162 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog()
5168 SDValue t7 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t6, in expandLog()
5233 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog2()
5259 SDValue t3 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t2, in expandLog2()
5265 SDValue t7 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t6, in expandLog2()
5328 SDValue t1 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t0, in expandLog10()
5349 SDValue t1 = DAG.getNode(ISD::FSUB, dl, MVT::f32, t0, in expandLog10()
[all …]
H A DSelectionDAGBuilder.h547 void visitFSub(const User &I) { visitBinary(I, ISD::FSUB); } in visitFSub()
/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DAMDGPUTargetTransformInfo.cpp578 if (OPC == ISD::FADD || OPC == ISD::FSUB) { in getArithmeticInstrCost()
594 case ISD::FSUB: in getArithmeticInstrCost()
/openbsd/gnu/usr.bin/binutils/gas/doc/
H A Dc-pdp11.texi100 @code{FADD}, @code{FDIV}, @code{FMUL}, and @code{FSUB}.
/openbsd/gnu/usr.bin/binutils-2.17/gas/doc/
H A Dc-pdp11.texi100 @code{FADD}, @code{FDIV}, @code{FMUL}, and @code{FSUB}.
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64SchedFalkorDetails.td595 def : InstRW<[FalkorWr_1VXVY_3cyc], (instregex "^(FABD|FADD|FSUB)v2f32$")>;
622 def : InstRW<[FalkorWr_2VXVY_3cyc], (instregex "^(FABD|FADD(P)?|FSUB)(v2f64|v4f32)$")>;
1126 def : InstRW<[FalkorWr_1VXVY_3cyc], (instregex "^(FADD|FSUB)(S|D)rr$")>;
H A DAArch64SchedA57.td446 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FABD|FADD|FSUB)(v2f32|32|64|v2i32p)")>;
448 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FABD|FADD|FSUB)(v4f32|v2f64|v2i64p)")>;

123