Home
last modified time | relevance | path

Searched refs:MC_SEQ_WR_CTL_D1_LP__ADR_2Y_DLY__SHIFT (Results 1 – 3 of 3) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gmc/
H A Dgmc_6_0_sh_mask.h9569 #define MC_SEQ_WR_CTL_D1_LP__ADR_2Y_DLY__SHIFT 0x0000000a macro
H A Dgmc_7_1_sh_mask.h9028 #define MC_SEQ_WR_CTL_D1_LP__ADR_2Y_DLY__SHIFT 0xa macro
H A Dgmc_8_1_sh_mask.h9940 #define MC_SEQ_WR_CTL_D1_LP__ADR_2Y_DLY__SHIFT 0xa macro