Home
last modified time | relevance | path

Searched refs:OTG_V_SYNC_A_CNTL (Results 1 – 7 of 7) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/dcn10/
H A Ddcn10_optc.c251 REG_UPDATE(OTG_V_SYNC_A_CNTL, in optc1_program_timing()
752 REG_GET(OTG_V_SYNC_A_CNTL, in optc1_enable_reset_trigger()
1336 REG_GET(OTG_V_SYNC_A_CNTL, in optc1_read_otg_state()
H A Ddcn10_optc.h50 SRI(OTG_V_SYNC_A_CNTL, OTG, inst),\
122 uint32_t OTG_V_SYNC_A_CNTL; member
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn30/
H A Ddcn30_optc.c192 REG_UPDATE(OTG_V_SYNC_A_CNTL, OTG_V_SYNC_MODE, 0); in optc3_set_dsc_config()
H A Ddcn30_optc.h51 SRI(OTG_V_SYNC_A_CNTL, OTG, inst),\
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn314/
H A Ddcn314_optc.h50 SRI(OTG_V_SYNC_A_CNTL, OTG, inst),\
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn31/
H A Ddcn31_optc.h49 SRI(OTG_V_SYNC_A_CNTL, OTG, inst),\
/openbsd/sys/dev/pci/drm/amd/display/dc/dcn32/
H A Ddcn32_resource.h1048 SRI_ARR(OTG_V_SYNC_A, OTG, inst), SRI_ARR(OTG_V_SYNC_A_CNTL, OTG, inst), \