Home
last modified time | relevance | path

Searched refs:PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT (Results 1 – 14 of 14) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dgfx_v6_0.c1338 (2 << PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT) | in gfx_v6_0_raster_config()
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h6597 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT 0x0000001a macro
H A Dgfx_7_2_sh_mask.h6278 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT 0x1a macro
H A Dgfx_8_0_sh_mask.h7066 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT 0x1a macro
H A Dgfx_8_1_sh_mask.h7602 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT 0x1a macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15042 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro
H A Dgc_9_1_sh_mask.h16349 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h16211 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h18508 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h8460 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h20067 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h22487 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h22397 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h20610 #define PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT … macro