Home
last modified time | relevance | path

Searched refs:PPCLK_UCLK (Results 1 – 24 of 24) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn30/
H A Ddcn30_clk_mgr.c266 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_update_clocks()
269 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_update_clocks()
283 …dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, khz_to_mhz_ceil(clk_mgr_base->clks.dramclk_khz… in dcn3_update_clocks()
364 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_set_hard_min_memclk()
367 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_set_hard_min_memclk()
370 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_set_hard_min_memclk()
383 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_set_hard_max_memclk()
394 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, memclk_mhz); in dcn3_set_max_memclk()
402 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, memclk_mhz); in dcn3_set_min_memclk()
415 dcn3_init_single_clock(clk_mgr, PPCLK_UCLK, in dcn3_get_memclk_states_from_smu()
[all …]
H A Ddcn30_smu11_driver_if.h10 PPCLK_UCLK, enumerator
/openbsd/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_clk_mgr.c551 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, dc->clk_mgr->bw_params->max_memclk_mhz); in dcn32_update_clocks()
554 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_update_clocks()
557 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, dc->clk_mgr->bw_params->max_memclk_mhz); in dcn32_update_clocks()
590 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_update_clocks()
815 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_set_hard_min_memclk()
818 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_set_hard_min_memclk()
821 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_set_hard_min_memclk()
834 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, clk_mgr_base->bw_params->max_memclk_mhz); in dcn32_set_hard_max_memclk()
848 dcn32_init_single_clock(clk_mgr, PPCLK_UCLK, in dcn32_get_memclk_states_from_smu()
928 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, memclk_mhz); in dcn32_set_max_memclk()
[all …]
H A Ddcn32_smu13_driver_if.h10 PPCLK_UCLK, enumerator
H A Dsmu13_driver_if.h36 PPCLK_UCLK, enumerator
/openbsd/sys/dev/pci/drm/amd/pm/powerplay/hwmgr/
H A Dvega20_processpptables.c215 pptable->DpmDescriptor[PPCLK_UCLK].VoltageMode,
216 pptable->DpmDescriptor[PPCLK_UCLK].SnapToDiscrete,
217 pptable->DpmDescriptor[PPCLK_UCLK].NumDiscreteLevels,
218 pptable->DpmDescriptor[PPCLK_UCLK].padding,
219 pptable->DpmDescriptor[PPCLK_UCLK].ConversionToAvfsClk.m,
220 pptable->DpmDescriptor[PPCLK_UCLK].ConversionToAvfsClk.b,
221 pptable->DpmDescriptor[PPCLK_UCLK].SsCurve.a,
222 pptable->DpmDescriptor[PPCLK_UCLK].SsCurve.b,
223 pptable->DpmDescriptor[PPCLK_UCLK].SsCurve.c);
360 pr_info("DcModeMaxFreq[PPCLK_UCLK] = %d\n", pptable->DcModeMaxFreq[PPCLK_UCLK]);
H A Dvega12_hwmgr.c672 ret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_UCLK); in vega12_setup_default_dpm_tables()
1169 (PPCLK_UCLK << 16) | (min_freq & 0xffff), in vega12_upload_dpm_min_level()
1177 (PPCLK_UCLK << 16) | (min_freq & 0xffff), in vega12_upload_dpm_min_level()
1262 (PPCLK_UCLK << 16) | (max_freq & 0xffff), in vega12_upload_dpm_max_level()
1363 vega12_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, false) == 0, in vega12_dpm_get_mclk()
1368 vega12_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, true) == 0, in vega12_dpm_get_mclk()
1441 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetDpmClockFreq, (PPCLK_UCLK << 16), in vega12_get_current_mclk_freq()
2525 (PPCLK_UCLK << 16) | dpm_table->dpm_state.hard_min_level, in vega12_set_uclk_to_highest_dpm_level()
2899 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in vega12_get_gpu_metrics()
H A Dvega20_hwmgr.c612 ret = vega20_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_UCLK); in vega20_setup_memclk_dpm_table()
1619 PPCLK_UCLK)) == 0, in vega20_init_max_sustainable_clocks()
1832 (PPCLK_UCLK << 16) | (min_freq & 0xffff), in vega20_upload_dpm_min_level()
1935 (PPCLK_UCLK << 16) | (max_freq & 0xffff), in vega20_upload_dpm_max_level()
2090 ret = vega20_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, false); in vega20_dpm_get_mclk()
2095 ret = vega20_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, true); in vega20_dpm_get_mclk()
2222 PPCLK_UCLK, in vega20_read_sensor()
2371 (PPCLK_UCLK << 16) | dpm_table->dpm_state.hard_min_level, in vega20_notify_smc_display_config_after_ps_adjustment()
3391 ret = vega20_get_current_clk_freq(hwmgr, PPCLK_UCLK, &now); in vega20_print_clock_levels()
3590 (PPCLK_UCLK << 16) | dpm_table->dpm_state.hard_min_level, in vega20_set_uclk_to_highest_dpm_level()
[all …]
/openbsd/sys/dev/pci/drm/amd/pm/swsmu/smu11/
H A Darcturus_ppt.c169 CLK_MAP(UCLK, PPCLK_UCLK),
170 CLK_MAP(MCLK, PPCLK_UCLK),
619 *value = metrics->CurrClock[PPCLK_UCLK]; in arcturus_get_smu_metrics_data()
724 case PPCLK_UCLK: in arcturus_get_current_clk_freq_by_table()
976 (PPCLK_UCLK << 16) | (freq & 0xffff), in arcturus_upload_dpm_level()
1740 pptable->DpmDescriptor[PPCLK_UCLK].padding, in arcturus_dump_pptable()
1743 pptable->DpmDescriptor[PPCLK_UCLK].SsCurve.a, in arcturus_dump_pptable()
1744 pptable->DpmDescriptor[PPCLK_UCLK].SsCurve.b, in arcturus_dump_pptable()
1745 pptable->DpmDescriptor[PPCLK_UCLK].SsCurve.c, in arcturus_dump_pptable()
1746 pptable->DpmDescriptor[PPCLK_UCLK].SsFmin, in arcturus_dump_pptable()
[all …]
H A Dsienna_cichlid_ppt.c165 CLK_MAP(UCLK, PPCLK_UCLK),
166 CLK_MAP(MCLK, PPCLK_UCLK),
771 metrics->CurrClock[PPCLK_UCLK]; in sienna_cichlid_get_smu_metrics_data()
988 !table_member[PPCLK_UCLK].SnapToDiscrete; in sienna_cichlid_set_default_dpm_table()
1194 case PPCLK_UCLK: in sienna_cichlid_get_current_clk_freq_by_table()
2603 pptable->DpmDescriptor[PPCLK_UCLK].Padding, in beige_goby_dump_pptable()
2606 pptable->DpmDescriptor[PPCLK_UCLK].SsCurve.a, in beige_goby_dump_pptable()
2609 pptable->DpmDescriptor[PPCLK_UCLK].SsFmin, in beige_goby_dump_pptable()
3241 pptable->DpmDescriptor[PPCLK_UCLK].Padding, in sienna_cichlid_dump_pptable()
3247 pptable->DpmDescriptor[PPCLK_UCLK].SsFmin, in sienna_cichlid_dump_pptable()
[all …]
H A Dnavi10_ppt.c154 CLK_MAP(UCLK, PPCLK_UCLK),
155 CLK_MAP(MCLK, PPCLK_UCLK),
578 *value = metrics->CurrClock[PPCLK_UCLK]; in navi10_get_legacy_smu_metrics_data()
664 *value = metrics->CurrClock[PPCLK_UCLK]; in navi10_get_smu_metrics_data()
753 *value = metrics->CurrClock[PPCLK_UCLK]; in navi12_get_legacy_smu_metrics_data()
839 *value = metrics->CurrClock[PPCLK_UCLK]; in navi12_get_smu_metrics_data()
1021 !driver_ppt->DpmDescriptor[PPCLK_UCLK].SnapToDiscrete; in navi10_set_default_dpm_table()
1201 case PPCLK_UCLK: in navi10_get_current_clk_freq_by_table()
2936 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in navi10_get_legacy_gpu_metrics()
3165 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in navi10_get_gpu_metrics()
[all …]
/openbsd/sys/dev/pci/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu13_driver_if_v13_0_6.h91 PPCLK_UCLK, enumerator
H A Dsmu13_driver_if_aldebaran.h247 PPCLK_UCLK, enumerator
H A Dsmu11_driver_if_arcturus.h369 PPCLK_UCLK, enumerator
H A Dsmu11_driver_if_navi10.h372 PPCLK_UCLK, enumerator
H A Dsmu13_driver_if_v13_0_0.h442 PPCLK_UCLK, enumerator
H A Dsmu13_driver_if_v13_0_7.h443 PPCLK_UCLK, enumerator
H A Dsmu11_driver_if_sienna_cichlid.h476 PPCLK_UCLK, enumerator
/openbsd/sys/dev/pci/drm/amd/pm/swsmu/smu13/
H A Daldebaran_ppt.c162 CLK_MAP(UCLK, PPCLK_UCLK),
163 CLK_MAP(MCLK, PPCLK_UCLK),
603 *value = metrics->CurrClock[PPCLK_UCLK]; in aldebaran_get_smu_metrics_data()
706 case PPCLK_UCLK: in aldebaran_get_current_clk_freq_by_table()
965 (PPCLK_UCLK << 16) | (freq & 0xffff), in aldebaran_upload_dpm_level()
1778 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in aldebaran_get_gpu_metrics()
H A Dsmu_v13_0_0_ppt.c173 CLK_MAP(UCLK, PPCLK_UCLK),
174 CLK_MAP(MCLK, PPCLK_UCLK),
780 *value = metrics->CurrClock[PPCLK_UCLK]; in smu_v13_0_0_get_smu_metrics_data()
1029 case PPCLK_UCLK: in smu_v13_0_0_get_current_clk_freq_by_table()
1753 gpu_metrics->current_uclk = metrics->CurrClock[PPCLK_UCLK]; in smu_v13_0_0_get_gpu_metrics()
H A Dsmu_v13_0_7_ppt.c144 CLK_MAP(UCLK, PPCLK_UCLK),
145 CLK_MAP(MCLK, PPCLK_UCLK),
764 *value = metrics->CurrClock[PPCLK_UCLK]; in smu_v13_0_7_get_smu_metrics_data()
1010 case PPCLK_UCLK: in smu_v13_0_7_get_current_clk_freq_by_table()
H A Dsmu_v13_0_6_ppt.c141 CLK_MAP(UCLK, PPCLK_UCLK),
142 CLK_MAP(MCLK, PPCLK_UCLK),
1037 (PPCLK_UCLK << 16) | (freq & 0xffff), NULL); in smu_v13_0_6_upload_dpm_level()
/openbsd/sys/dev/pci/drm/amd/pm/powerplay/inc/vega12/
H A Dsmu9_driver_if.h224 PPCLK_UCLK, enumerator
/openbsd/sys/dev/pci/drm/amd/pm/powerplay/inc/
H A Dsmu11_driver_if.h322 PPCLK_UCLK, enumerator