Home
last modified time | relevance | path

Searched refs:SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK (Results 1 – 11 of 11) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h713 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK … macro
H A Dsdma0_4_0_sh_mask.h714 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK 0x80000000L macro
H A Dsdma0_4_2_sh_mask.h730 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK … macro
H A Dsdma0_4_2_2_sh_mask.h736 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/oss/
H A Doss_3_0_1_sh_mask.h1211 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK 0x80000000 macro
H A Doss_3_0_sh_mask.h1719 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK 0x80000000 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h423 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h381 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h428 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK … macro
H A Dgc_11_0_3_sh_mask.h399 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h393 #define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK … macro