Home
last modified time | relevance | path

Searched refs:SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h651 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT … macro
H A Dsdma0_4_0_sh_mask.h652 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT 0x10 macro
H A Dsdma0_4_2_sh_mask.h654 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT … macro
H A Dsdma0_4_2_2_sh_mask.h660 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/oss/
H A Doss_2_4_sh_mask.h1158 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT 0x10 macro
H A Doss_3_0_1_sh_mask.h1178 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT 0x10 macro
H A Doss_3_0_sh_mask.h1712 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT 0x10 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h345 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h319 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h366 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h337 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h331 #define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT … macro