Home
last modified time | relevance | path

Searched refs:SDMA0_F32_CNTL__HALT_MASK (Results 1 – 15 of 15) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Damdgpu_cik_sdma.c411 me_cntl &= ~SDMA0_F32_CNTL__HALT_MASK; in cik_sdma_enable()
413 me_cntl |= SDMA0_F32_CNTL__HALT_MASK; in cik_sdma_enable()
1072 tmp |= SDMA0_F32_CNTL__HALT_MASK; in cik_sdma_soft_reset()
1078 tmp |= SDMA0_F32_CNTL__HALT_MASK; in cik_sdma_soft_reset()
H A Dsdma_v6_0.c733 tmp |= SDMA0_F32_CNTL__HALT_MASK; in sdma_v6_0_soft_reset()
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h583 #define SDMA0_F32_CNTL__HALT_MASK … macro
H A Dsdma0_4_0_sh_mask.h584 #define SDMA0_F32_CNTL__HALT_MASK 0x00000001L macro
H A Dsdma0_4_2_sh_mask.h586 #define SDMA0_F32_CNTL__HALT_MASK … macro
H A Dsdma0_4_2_2_sh_mask.h592 #define SDMA0_F32_CNTL__HALT_MASK … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1003 #define SDMA0_F32_CNTL__HALT_MASK 0x1 macro
H A Doss_2_4_sh_mask.h1089 #define SDMA0_F32_CNTL__HALT_MASK 0x1 macro
H A Doss_3_0_1_sh_mask.h1109 #define SDMA0_F32_CNTL__HALT_MASK 0x1 macro
H A Doss_3_0_sh_mask.h1615 #define SDMA0_F32_CNTL__HALT_MASK 0x1 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h278 #define SDMA0_F32_CNTL__HALT_MASK … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h5112 #define SDMA0_F32_CNTL__HALT_MASK … macro
H A Dgc_10_1_0_sh_mask.h294 #define SDMA0_F32_CNTL__HALT_MASK … macro
H A Dgc_11_0_3_sh_mask.h5601 #define SDMA0_F32_CNTL__HALT_MASK … macro
H A Dgc_10_3_0_sh_mask.h295 #define SDMA0_F32_CNTL__HALT_MASK … macro