Home
last modified time | relevance | path

Searched refs:SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK (Results 1 – 10 of 10) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h1664 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x00000001L macro
H A Dsdma1_4_2_2_sh_mask.h1680 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK … macro
H A Dsdma1_4_2_sh_mask.h1672 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1759 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1 macro
H A Doss_2_4_sh_mask.h1975 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1 macro
H A Doss_3_0_1_sh_mask.h2949 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1 macro
H A Doss_3_0_sh_mask.h3057 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK 0x1 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h4288 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h4232 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h4415 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK … macro