Home
last modified time | relevance | path

Searched refs:SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h546 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT 0xa macro
H A Dsdma1_4_2_2_sh_mask.h548 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT macro
H A Dsdma1_4_2_sh_mask.h544 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1496 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT 0xa macro
H A Doss_2_4_sh_mask.h1662 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT 0xa macro
H A Doss_3_0_1_sh_mask.h2180 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT 0xa macro
H A Doss_3_0_sh_mask.h2484 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT 0xa macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h3051 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h2757 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT macro
H A Dgc_10_1_0_sh_mask.h3026 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT macro
H A Dgc_11_0_3_sh_mask.h2832 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT macro
H A Dgc_10_3_0_sh_mask.h3135 #define SDMA1_STATUS1_REG__CE_AFIFO_FULL__SHIFT macro