Home
last modified time | relevance | path

Searched refs:SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7623 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x00000000 macro
H A Dgfx_7_2_sh_mask.h9164 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h10884 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h11282 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT 0x0 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h21542 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro
H A Dgc_9_1_sh_mask.h22853 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro
H A Dgc_9_2_1_sh_mask.h22820 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro
H A Dgc_9_4_3_sh_mask.h25015 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro
H A Dgc_9_4_2_sh_mask.h16635 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro
H A Dgc_11_0_0_sh_mask.h31744 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro
H A Dgc_10_1_0_sh_mask.h31491 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro
H A Dgc_11_0_3_sh_mask.h34242 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro
H A Dgc_10_3_0_sh_mask.h29859 #define SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT macro